Characteristics of high-quality HfSiON gate dielectric prepared by physical vapour deposition

This paper presents a method using simple physical vapour deposition to form high-quality hafnium silicon oxynitride (HfSiON) on ultrathin SiO₂ buffer layer. The gate dielectric with 10? (1?= 0.1 nm) equivalent oxide thickness is obtained. The experimental results indicate that the prepared HfSiON gate dielectric exhibits good physical and electrical characteristics, including very good thermal stability up to 1000℃, excellent interface properties, high dielectric constant (k=14) and low gate-leakage current (I_g=1.9×10^-3A/cm² @V_g=V_fb-1V for EOT of 10?). TaN metal gate electrode is integrated with the HfSiON gate dielectric.The effective work function of TaN on HfSiON is 4.3eV, meeting the requirements of NMOS for the metal gate. And, the impacts of sputtering ambient and annealing temperature on the electrical properties of HfSiON gate dielectric are investigated.     

Comparative studies of Ge and Si p-channel metal-oxide-semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate

Ge and Si p-channel metal--oxide--semiconductor field-effect-transistors (p-MOSFETs) with hafnium silicon oxynitride (HfSiON) gate dielectric and tantalum nitride (TaN) metal gate are fabricated. Self-isolated ring-type transistor structures with two masks are employed. W/TaN metal stacks are used as gate electrode and shadow masks of source/drain implantation separately. Capacitance--voltage curve hysteresis of Ge metal--oxide--semiconductor (MOS) capacitors may be caused by charge trapping centres in GeO7340Q, 7325http://cpb.iphy.ac.cn/CN/10.1088/1674-1056/19/5/057302https://cpb.iphy.ac.cn/CN/article/downloadArticleFile.do?attachType=PDF&id=111774Ge substrate, transistor, HfSiON, hole mobilityProject supported by the National Basic Research Program of China (Grant No.~2006CB302704).Ge and Si p-channel metal--oxide--semiconductor field-effect-transistors (p-MOSFETs) with hafnium silicon oxynitride (HfSiON) gate dielectric and tantalum nitride (TaN) metal gate are fabricated. Self-isolated ring-type transistor structures with two masks are employed. W/TaN metal stacks are used as gate electrode and shadow masks of source/drain implantation separately. Capacitance--voltage curve hysteresis of Ge metal--oxide--semiconductor (MOS) capacitors may be caused by charge trapping centres in GeO$_{x}$ ($1Ge;substrate;transistor;HfSiON;hole;mobilityGe and Si p-channel metal-oxide-semiconductor field-effect-transistors(p-MOSFETs) with hafnium silicon oxynitride(HfSiON) gate dielectric and tantalum nitride(TaN) metal gate are fabricated.Self-isolated ring-type transistor structures with two masks are employed.W/TaN metal stacks are used as gate electrode and shadow masks of source/drain implantation separately.Capacitance-voltage curve hysteresis of Ge metal-oxide-semiconductor(MOS) capacitors may be caused by charge trapping centres in GeOx(1 < x < 2).Effective hole mobilities of Ge and Si transistors are extracted by using a channel conductance method.The peak hole mobilities of Si and Ge transistors are 33.4 cm2/(V.s) and 81.0 cm2/(V.s),respectively.Ge transistor has a hole mobility 2.4 times higher than that of Si control sample.     

基于原位等离子体氮化及低压化学气相沉积-Si_3N_4栅介质的高性能AlGaN/GaN MIS-HEMTs器件的研究

通过对低压化学气相沉积(LPCVD)系统进行改造,实现在沉积Si_3N_4薄膜前的原位等离子体氮化处理,氮等离子体可以有效地降低器件界面处的氧含量和悬挂键,从而获得了较低的LPCVD-Si_3N_4/GaN界面态,通过这种技术制作的MIS-HEMTs器件,在扫描栅压范围V_(G-sweep)=(-30 V,+24 V)时,阈值回滞为186 mV,据我们所知为目前高扫描栅压V_(G+)(20 V)下的最好结果.动态测试表明,在400 V关态应力下,器件的导通电阻仅仅上升1.36倍(关态到开态的时间间隔为100μs).     

Improved high-k stacks with chemical oxide interfacial layer by DPN/PNA treatment

A decoupled plasma nitridation (DPN) with post nitridation annealing (PNA) treatment method was introduced to improve the performances of MOS devices with high-k (HK)-last/gate-last integration scheme and chemical oxide interface layer (IL). By introducing N to form HfSiON, it was found that DPN + PNA treatments could provide smaller equivalent oxide thickness (EOT) for both nMOS and pMOS devices. It was also found that we could achieve the best overall device performance for the HK-last/gate-last integration scheme with a chemical oxide IL by introducing nitrogen gas with low percentage content during DPN followed by high temperature PNA.     

Ta和TaN底电极对原子层淀积HfO2介质MIM电性能的影响

以Ta,TaN为衬底,采用原子层淀积方法制备高介电常数HfO₂介质,比较研究了不同衬底电极对金属-绝缘体-金属（MIM）电容的性能影响.结果表明,采用TaN底电极能够获得较高的电容密度和较小的电容电压系数（VCC）,在1MHz下的其电容密度为7.47fF/μm²,VCC为356ppm/V²和493ppm/V,这归因于TaN底电极与HfO₂介质之间良好的界面特性.两种电容在3?V时漏电流为5×10^-8关键词： 高介电常数 MIM电容 2薄膜')" href="#">HfO₂薄膜 电极     

离子凝胶薄膜栅介石墨烯场效应管

在石墨烯场效应晶体管栅介结构中引入具有良好电容特性或极化特性的材料可改善晶体管性能.本文采用化学气相沉积制备的石墨烯并以PVDF-[EMIM]TF2N离子凝胶薄膜(ion-gel film)作为介质层制备底栅型石墨烯场效应管(graphene-based field effect transistor, GFET),研究其电学特性以及真空环境和温度对GFET性能的影响.结果表明离子凝胶薄膜栅介石墨烯场效应晶体管表现出良好的电学特性,室温空气环境中,与SiO_2栅介GFET相比, ion-gel膜栅介GFET开关比(J_(on)/J_(off))和跨导(g_m)分别提高至6.95和3.68×10~(–2) mS,而狄拉克电压(V_(Dirac))低至1.3 V;真空环境下ion-gel膜栅介GFET狄拉克电压最低可降至0.4 V;随着温度的升高, GFET的跨导最高可提升至6.11×10~(–2) mS.     

Key technologies for dual high-k and dual metal gate integration

The key technologies for the dual high-k and dual metal gate, such as the electrical optimization of metal insert poly-Si stack structure, the separating of high-k and metal gate of n/pMOS in different regions of the wafer, and the synchronous etching of n/pMOS gate stack, are successfully developed. First, reasonable flat-band voltage and equivalent oxide thickness of pMOS MIPS structure are obtained by further optimizing the HfSiAlON dielectric through incorporating more Al-O dipole at interface between HfSiAlON and bottom SiO_x. Then, the separating of high-k and metal gate for n/pMOS is achieved by SC1(NH_4OH:H_2O_2:H_2O = 1 : 1 : 5) and DHF-based solution for the selective removing of n MOS TaN and Hf Si ON and by BCl_3-based plasma and DHF-based solution for the selective removing of pMOS TaN/Mo and HfSiAlON.After that, the synchronous etching of n/pMOS gate stack is developed by utilizing optimized BCl_3/SF_6/O_2/Ar plasma to obtain a vertical profile for TaN and TaN/Mo and by utilizing BCl_3/Ar plasma combined with DHF-based solution to achieve high selectivity to Si substrate. Finally, good electrical characteristics of CMOS devices, obtained by utilizing these new developed technologies, further confirm that they are practicable technologies for DHDMG integration.     

Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature

This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and V_h degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.     

Influence of a drain field plate on the forward blocking characteristics of an AlGaN/GaN high electron mobility transistor

In this paper,the influence of a drain field plate(FP)on the forward blocking characteristics of an AlGaN/GaN high electron mobility transistor(HEMT)is investigated.The HEMT with only a gate FP is optimized,and breakdown voltage VBRis saturated at 1085 V for gate–drain spacing LGD≥8μm.On the basis of the HEMT with a gate FP,a drain FP is added with LGD=10μm.For the length of the drain FP LDF≤2μm,VBRis almost kept at 1085 V,showing no degradation.When LDFexceeds 2μm,VBRdecreases obviously as LDFincreases.Moreover,the larger the LDF,the larger the decrease of VBR.It is concluded that the distance between the gate edge and the drain FP edge should be larger than a certain value to prevent the drain FP from affecting the forward blocking voltage and the value should be equal to the LGDat which VBR begins to saturate in the first structure.The electric field and potential distribution are simulated and analyzed to account for the decrease of VBR.     

氧对IZO低压无结薄膜晶体管稳定性的影响

本文在室温下制备了无结结构的低压氧化铟锌薄膜晶体管, 并研究了氧分压对其稳定性的影响. 氧化铟锌无结薄膜晶体管具有迁移率高、结构新颖等优点, 然而氧化物沟道层易受氧、水分子等影响, 造成稳定性下降. 在室温下, 本文通过改变高纯氧流量制备氧化铟锌透明导电薄膜作为沟道层、源漏电极, 分析了氧压对于氧化物无结薄膜晶体管稳定性的影响. 为使晶体管在低电压(<2 V)下工作, 达到低压驱动效果, 本文采用具有双电层效应和栅电容大的二氧化硅纳米颗粒膜作为栅介质; 通过电学性能测试, 制备的晶体管工作电压仅为1 V、 开关电流比大于10⁶、亚阈值斜率小于100 mV/decade以及场效 应迁移率大于20 cm²/V·s. 实验研究表明, 通氧制备的氧化铟锌薄膜的电阻率会上升, 导致晶体管的阈值电压向正向漂移, 最终使晶体管的工作模式由耗尽型转变为增强型. 关键词： 薄膜晶体管 无结 氧化铟锌 氧分子     

阶梯AlGaN外延新型Al0.25Ga0.75N/GaNHEMTs器件实验研究

本文报道了作者提出的阶梯AlGaN外延层新型AlGaN/GaN HEMTs结构的实验结果. 实验利用感应耦合等离子体刻蚀(ICP)刻蚀栅边缘的AlGaN外延层, 形成阶梯的AlGaN 外延层结构, 获得浓度分区的沟道2DEG, 使得阶梯AlGaN外延层边缘出现新的电场峰, 有效降低栅边缘的高峰电场, 从而优化了AlGaN/GaN HEMTs器件的表面电场分布. 实验获得了阈值电压-1.5 V的新型AlGaN/GaN HEMTs器件. 经过测试, 同样面积的器件击穿电压从传统结构的67 V提高到新结构的106 V, 提高了58%左右; 脉冲测试下电流崩塌量也比传统结构减少了30%左右, 电流崩塌效应得到了一定的缓解.     

室温下溅射法制备高迁移率氧化锌薄膜晶体管

为降低氧化锌薄膜晶体管(ZnO TFT)的工作电压,提高迁移率,采用磁控溅射法在氧化铟锡(ITO)导电玻璃基底上室温下依次沉积NbLaO栅介质层和ZnO半导体有源层,制备出ZnO TFT,对器件的电特性进行了表征。该ZnO TFT呈现出优异的器件性能:当栅电压为5 V、漏源电压为10 V时,器件的饱和漏电流高达2.2 m A;有效场效应饱和迁移率高达107 cm~2/(V·s),是目前所报道的室温下溅射法制备ZnO TFT的最高值,亚阈值摆幅为0.28 V/decade,开关电流比大于107。利用原子力显微镜(AFM)对NbLaO和ZnO薄膜的表面形貌进行了分析,分析了器件的低频噪声特性,对器件呈现高迁移率、低亚阈值摆幅以及迟滞现象的机理进行了讨论。     

基于P掺杂SiO2为栅介质的超低压侧栅薄膜晶体管

在室温下利用等离子体增强化学气相沉积法(PECVD)制备的颗粒膜P掺杂SiO₂为栅介质, 使用磁控溅射方法利用一步掩模法制备出一种新型结构的侧栅薄膜晶体管. 由于侧栅薄膜晶体管具有独特的结构, 在射频磁控溅射过程中, 仅仅利用一块镍掩模板, 无需复杂的光刻步骤, 就可同时沉积出氧化铟锡(ITO)源、漏、栅电极和沟道, 因此, 这种方法极大地简化了制备流程, 降低了工艺成本. 实验结果表明, 在P掺杂SiO₂栅介质层与沟道层界面处形成了超大的双电层电容(8 μF/cm²), 这使得这类晶体管具有超低的工作电压1 V, 小的亚阈值摆幅82 mV/dec、高的迁移率18.35 cm²/V·s和大的开关电流比1.1×10⁶. 因此, 这种P掺杂SiO₂双电层超低压薄膜晶体管将有望应用于低能耗便携式电子产品以及新型传感器领域. 关键词： 2')" href="#">P掺杂SiO₂ 侧栅薄膜晶体管 双电层(EDL) 超低压     

高跨导氢终端多晶金刚石长沟道场效应晶体管特性研究

基于多晶金刚石制作了栅长为4 pm的铝栅氢终端金刚石场效应晶体管.器件的饱和漏源电流为160 mA/mm,导通电阻低达37.85Ω·mm,最大跨导达到32 mS/mm,且跨导高于最大值的90%的栅压(V_(GS))范围达到3 V(-2 V≤V_(GS)≤-5 V).通过传输线电阻分析以及器件的导通电阻和电容-电压特性分析,发现氢终端多晶金刚石栅下沟道中的空穴面浓度达到了1.56×10~(13)cm~(-2),有效迁移率在前述高跨导栅压范围保持在约170 cm~2/(V·s).分析认为,较低的栅源和栅漏串联电阻、沟道中高密度的载流子和在大范围栅压内的高水平迁移率是引起高而宽阔的跨导峰和低导通电阻的原因.     

Investigation of passivation effects in AlGaN/GaN metal-insulator-semiconductor high electron-mobility transistor by gate-drain conductance dispersion study

This paper studies the drain current collapse of AlGaN/GaN metal-insulator-semiconductor high electron-mobility transistors (MIS-HEMTs) with NbAlO dielectric by applying dual-pulsed stress to the gate and drain of the device.For NbAlO MIS-HEMT,smaller current collapse is found,especially when the gate static voltage is 8 V.Through a thorough study of the gate-drain conductance dispersion,it is found that the growth of NbAlO can reduce the trap density of the AlGaN surface.Therefore,fewer traps can be filled by gate electrons,and hence the depletion effect in the channel is suppressed effectively.It is proved that the NbAlO gate dielectric can not only decrease gate leakage current but also passivate the AlGaN surface effectively,and weaken the current collapse effect accordingly.     

Recent progress on integrating two-dimensional materials with ferroelectrics for memory devices and photodetectors

Two-dimensional(2D) materials, such as graphene and Mo S2 related transition metal dichalcogenides(TMDC), have attracted much attention for their potential applications. Ferroelectrics, one of the special and traditional dielectric materials,possess a spontaneous electric polarization that can be reversed by the application of an external electric field. In recent years, a new type of device, combining 2D materials with ferroelectrics, has been fabricated. Many novel devices have been fabricated, such as low power consumption memory devices, highly sensitive photo-transistors, etc. using this technique of hybrid systems incorporating ferroelectrics and 2D materials. This paper reviews two types of devices based on field effect transistor(FET) structures with ferroelectric gate dielectric construction(termed Fe FET). One type of device is for logic applications, such as a graphene and TMDC Fe FET for fabricating memory units. Another device is for optoelectric applications, such as high performance phototransistors using a graphene p-n junction. Finally, we discuss the prospects for future applications of 2D material Fe FET.     

单晶金刚石氢终端场效应晶体管特性

基于微波等离子体化学气相淀积生长的单晶金刚石制作了栅长为2μm的耗尽型氢终端金刚石场效应晶体管,并对器件特性进行了分析.器件的饱和漏电流在栅压为-6 V时达到了96 mA/mm,但是在-6 V时栅泄漏电流过大.在-3.5 V的安全工作栅压下,饱和漏电流达到了77 mA/mm.在器件的饱和区,宽5.9 V的栅电压范围内,跨导随着栅电压的增加而近线性增大到30 mS/mm.通过对器件导通电阻和电容-电压特性的分析,氢终端单晶金刚石的二维空穴气浓度达到了1.99×10~(13)cm~(-2),并且迁移率和载流子浓度均随着栅压向正偏方向的移动而逐渐增大.分析认为,沟道中高密度的载流子、大的栅电容以及迁移率的逐渐增加是引起跨导在很大的栅压范围内近线性增加的原因.     

Improved Performance of Organic Thin Film Transistor with an Inorganic Oxide/Polymer Double-Layer Insulator

We employ the Ta2Os/PVP （poly-4-vinylphenol） double-layer gate insulator to improve the performance of pentacene thin-film transistors. It is found that the double-layer insulator has low leakage current, smooth surface and considerably high capacitance. Compared to Ta205 insulator layers, the device with the Ta2Os/PVP doublelayer insulator exhibits an enhancement of the field-effect mobility from 0.21 to 0.54 cm2/Vs, and the decreasing threshold voltage from 4.38 V to -2.5 V. The results suggest that the Ta2Os/PVP double-layer insulator is a potential gate insulator for fabricating OTFTs with good electrical performance.     

Study on a novel vertical enhancement-mode Ga2O3 MOSFET with FINFET structure

A novel enhanced mode(E-mode)Ga₂O₃ metal-oxide-semiconductor field-effect transistor(MOSFET)with vertical FINFET structure is proposed and the characteristics of that device are numerically investigated.It is found that the concentration of the source region and the width coupled with the height of the channel mainly effect the on-state characteristics.The metal material of the gate,the oxide material,the oxide thickness,and the epitaxial layer concentration strongly affect the threshold voltage and the output currents.Enabling an E-mode MOSFET device requires a large work function gate metal and an oxide with large dielectric constant.When the output current density of the device increases,the source concentration,the thickness of the epitaxial layer,and the total width of the device need to be expanded.The threshold voltage decreases with the increase of the width of the channel area under the same gate voltage.It is indicated that a set of optimal parameters of a practical vertical enhancement-mode Ga₂O₃ MOSFET requires the epitaxial layer concentration,the channel height of the device,the thickness of the source region,and the oxide thickness of the device should be less than 5×10¹⁶ cm^-3,less than 1.5μm,between 0.1μm-0.3μm and less than 0.08μm,respectively.     

Investigation on threshold voltage of p-channel GaN MOSFETs based on p-GaN/AlGaN/GaN heterostructure

The threshold voltage (V_th) of the p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) is investigated via Silvaco-Atlas simulations. The main factors which influence the threshold voltage of p-channel GaN MOSFETs are barrier height Φ_1,p, polarization charge density σ_b, and equivalent unite capacitance C_oc. It is found that the thinner thickness of p-GaN layer and oxide layer will acquire the more negative threshold voltage V_th, and threshold voltage |V_th| increases with the reduction in p-GaN doping concentration and the work-function of gate metal. Meanwhile, the increase in gate dielectric relative permittivity may cause the increase in threshold voltage |V_th|. Additionally, the parameter influencing output current most is the p-GaN doping concentration, and the maximum current density is 9.5 mA/mm with p-type doping concentration of 9.5×10¹⁶ cm^-3 at V_GS = -12 V and V_DS = -10 V.