排序方式: 共有25条查询结果,搜索用时 46 毫秒
1.
泥沙颗粒受到的拖曳力是泥沙运动的主要驱动力,而当前应用于计算流体力学-离散颗粒法(CFD-DPM)耦合模型进行水沙运动模拟的泥沙颗粒拖曳力公式均没有考虑明渠流底床边壁作用的影响。求解不可压缩Navier-Stokes方程,对明渠层流不同雷诺数条件下床面附近不同高度处颗粒所受拖曳力进行了模拟,根据模拟结果变化规律,提出了综合考虑床面和水流惯性对标准拖曳力影响的修正拖曳力计算公式。与常用的单颗粒标准拖曳力公式和考虑遮蔽效应的多颗粒拖曳力公式相比,采用本文修正公式得到的水沙作用力更接近高精度数值解,应用于CFD-DPM输沙模拟获得的输沙结果与输沙率公式结果一致,应用分析表明输沙模拟应当采用粗糙底床边界。 相似文献
2.
3.
4.
Fabrication and characterization of groove-gate MOSFETs based on a self-aligned CMOS process 总被引:2,自引:0,他引:2 下载免费PDF全文
N and P-channel groove-gate MOSFETs based on a self-aligned CMOS process
have been fabricated and characterized. For the devices with channel length
of 140nm, the measured drain induced barrier lowering (DIBL) was 66mV/V for
n-MOSFETs and 82mV/V for p-MOSFETs. The substrate current of a groove-gate
n-MOSFET was 150 times less than that of a conventional planar n-MOSFET.
These results demonstrate that groove-gate MOSFETs have excellent
capabilities in suppressing short-channel effects. It is worth emphasizing
that our groove-gate MOSFET devices are fabricated by using a simple process
flow, with the potential of fabricating devices in the sub-100nm range. 相似文献
5.
A specially designed experiment is performed for investigating gate-induced
drain leakage (GIDL) current in 90nm CMOS technology using lightly-doped
drain (LDD) NMOSFET. This paper shows that the drain bias $V_{\rm D}$ has a
strong effect on GIDL current as compared with the gate bias $V_{\rm G}$ at the
same drain--gate voltage $V_{\rm DG}$. It is found that the difference between
$I_{\rm D}$ in the off-state $I_{\rm D}-V_{\rm G}$ characteristics and the
corresponding one in the off-state $I_{\rm D}-V_{\rm D}$ characteristics, which is
defined as $I_{\rm DIFF}$, versus $V_{\rm DG}$ shows a peak. The difference between
the influences of $V_{\rm D}$ and $V_{\rm G}$ on GIDL current is shown
quantitatively by $I_{\rm DIFF}$, especially in 90nm scale. The difference is
due to different hole tunnellings. Furthermore, the maximum $I_{\rm DIFF
}$($I_{\rm DIFF,MAX})$ varies linearly with $V_{\rm DG}$ in logarithmic coordinates
and also $V_{\rm DG}$ at $I_{\rm DIFF,MAX}$ with $V_{\rm F}$ which is the characteristic
voltage of $I_{\rm DIFF}$. The relations are studied and some related
expressions are given. 相似文献
6.
7.
8.
9.
10.