| 基于SoC设计的软硬件协同验证方法学 |
| |
| 引用本文： | 赵刚,侯立刚,刘源,朱修殿,吴武臣.基于SoC设计的软硬件协同验证方法学[J].微电子学与计算机,2006,23(6):24-26. |
| |
| 作者姓名： | 赵刚 侯立刚 刘源 朱修殿 吴武臣 |
| |
| 作者单位： | 北京工业大学电子科学与信息系,北京,100022 |
| |
| 摘 要： | 文章介绍了软硬件协同验证方法学及其验证流程。在软件方面，采用了一套完整的软件编译调试仿真工具链，它包括处理器的仿真虚拟原型和基本的汇编、链接、调试器；在硬件方面，对软件调试好的应用程序进行RTL仿真、综合，并最终在SoC设计的硬件映像加速器（FPGA）上实现并验证。
|
| 关 键 词： | 软硬件协同验证 FPGA综合 |
| 文章编号： | 1000-7180（2006）06-024-03 |
| 收稿时间： | 2005-07-04 |
| 修稿时间： | 2005-07-04 |
Methodology of SoC Design using Hardware / Software Co-simulation |
| |
| ZHAO Gang,HOU Li-gang,LIU Yuan,ZHU Xiu-dian,WU Wu-chen.Methodology of SoC Design using Hardware / Software Co-simulation[J].Microelectronics & Computer,2006,23(6):24-26. |
| |
| Authors: | ZHAO Gang HOU Li-gang LIU Yuan ZHU Xiu-dian WU Wu-chen |
| |
| Institution: | Department of Electronic Sicence and Informatoin, Beijing University of Technology, Beijing 100022 |
| |
| Abstract: | This paper presents a hardware/software co-simulation framework enabling fast prototyping in system-onchip designs. On the software side, a complete tool suite consisting of fast compiled processor simulator, assembler, linker and debugger are used to debug the software design. On the hardware side, Real software execution is implemented as the event driver in a testhench and continued on a fast prototype to increase simulation speed and hardware functional validity. |
| |
| Keywords: | HW/SW co-simulation FPGA synthesis |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
