Concurrent error detection of fault-based side-channel cryptanalysis of 128-bit RC6 block cipher |
| |
Authors: | Kaijie Wu Piyush Mishra Ramesh Karri |
| |
Institution: | ECE Department, Polytechnic University, 6 Metrotech Center, Brooklyn, NY 11201, USA |
| |
Abstract: | Fault-based side channel cryptanalysis is very effective against symmetric and asymmetric encryption algorithms. Although straightforward hardware and time redundancy based concurrent error detection (CED) architectures can be used to thwart such attacks, they entail significant overhead (either area or performance). In this paper we investigate two systematic approaches to low-cost, low-latency CED for symmetric encryption algorithm RC6. The proposed techniques have been validated on FPGA implementations of RC6, one of the advanced encryption standard finalists. |
| |
Keywords: | Concurrent error detection Cryptanalysis RC6 block cipher FPGA |
本文献已被 ScienceDirect 等数据库收录! |