| 基于SoPC的嵌入式DVR监控系统设计 |
| |
| 引用本文： | 侯俊华,胡金演,苏博仕,陈锋.基于SoPC的嵌入式DVR监控系统设计[J].电视技术,2005(12):76-79. |
| |
| 作者姓名： | 侯俊华 胡金演 苏博仕 陈锋 |
| |
| 作者单位： | 上海大学,上海市,200072 |
| |
| 基金项目： | 上海市信息化基金资助项目(沪CX20020017) |
| |
| 摘 要： | 介绍了基于VW2010编解码芯片、FPGA和Nios Ⅱ CPU的嵌入式MPEG-4 DVR监控系统的模块化设计，并在此基础上进一步介绍了NiosⅡ CPU对VW2010芯片的控制。
|
| 关 键 词： | 可编程片上系统 NiosⅡ处理器 现场可编程门阵列 硬盘录像机 MPEG-4标准 |
| 文章编号： | 1002-8692(2005)12-0076-04 |
| 收稿时间： | 2005-09-08 |
| 修稿时间： | 2005年9月8日 |
Design of an Embedded Surveillance System Based on SoPC |
| |
| HOU Jun-hua,HU Jin-yan,SU Bo-shi,Chen Feng.Design of an Embedded Surveillance System Based on SoPC[J].Tv Engineering,2005(12):76-79. |
| |
| Authors: | HOU Jun-hua HU Jin-yan SU Bo-shi Chen Feng |
| |
| Institution: | Shanghai University, Shanghai 200072, China |
| |
| Abstract: | An embedded MPEG-4 DVR system constructed by VW2010 coder chip and FPGA with NiosII CPU is introduced in this paper to improve system flexibility, integration, and stability and reliability of data. And on the basis of modular design, the application of VW2010 chip controlled by NiosII CPU is also introduced. |
| |
| Keywords: | SOPS NiosII CPU FPGA DVR MPEG-4 |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
