A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction |
| |
Authors: | Yan Xiaozhou Kuang Xiaofei Wu Nanjian |
| |
Institution: | State Key Laboratory for,Superlattices and Microstructures,Institute of Semiconductors,Chinese Academy of Sciences, Beijing 100083,China |
| |
Abstract: | This paper proposes a fast-settling frequency-presetting PLL frequency synthesizer.A mixed-signal VCO and a digital processor are developed to accurately preset the frequency of VCO and greatly reduce the settling time.An auxiliary tuning loop is introduced in order to reduce reference spur caused by leakage current.The digital processor can automatically compensate presetting frequency variation with process and temperature,and control the operation of the auxiliary tuning loop.A 1.2 GHz integer-N synthesizer with 1 MHz reference input Was implemented in a 0.18μm process.The measured results demonstrate that the typical settling time of the synthesizer is less than 3μs,and the phase noise is-108 dBc/Hz@1MHz.The reference spur is-52 dBc. |
| |
Keywords: | fast-settling frequency synthesizer process variation compensation spur reduction |
本文献已被 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
| 点击此处可从《半导体学报》下载免费的PDF全文 |
|