首页 | 本学科首页   官方微博 | 高级检索  
     检索      


Characterization of the triple-gate flash memory endurance degradation mechanism
Authors:Cao Zigui  Sun Ling  Lee Elton
Institution:1. Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences,Shanghai 200050, China; Graduate University of the Chinese Academy of Sciences, Beijing 100049, China; Grace Semiconductor Manufacturing Corporation, Shanghai 201203,China
2. Grace Semiconductor Manufacturing Corporation, Shanghai 201203, China
Abstract:Write/erase degradation after endurance cycling due to electron trapping events in triple-gate flash mem-ory have been detected and analyzed using a tYV erasure method. Different from the commonly degradation phe-nomenon, write-induced electron trapping in the floating gate oxide, electron trapping in tunneling oxide is observed in triple-gate flash memory. Further, the degradation due to single-electron locally trapping/de-trapping in horn-shaped SuperFlash(R) does not occur in the triple-gate flash cell. This is because of planar poly-to-poly erasing in the triple-gate flash cell instead of tip erasing in the horn-shaped SuperFlash(R) cell. Moreover, by TCAD simulation, the trap location is identified and the magnitude of its density is quantified roughly.
Keywords:Fowler-Nordheim tunneling  endurance  traps  UV erasure
本文献已被 万方数据 等数据库收录!
点击此处可从《半导体学报》浏览原始摘要信息
点击此处可从《半导体学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号