| 高密度三维封装技术 |
| |
| 引用本文： | 李秀清.高密度三维封装技术[J].微纳电子技术,1998(6). |
| |
| 作者姓名： | 李秀清 |
| |
| 作者单位： | 河北半导体研究所 |
| |
| 摘 要： | 简要介绍为满足日益增长的低功耗、轻重量、小体积系统的应用需求而涌现出的多种裸芯片封装与多芯片叠层封装技术。详细讨论三维封装的垂直互连工艺。主要分析三维封装技术的硅效率、复杂程度、热处理、互连密度、系统功率与速度等问题。
|
| 关 键 词： | 三维封装 垂直互连 裸芯片叠层 多芯片模块叠层 |
High Density 3D Packaging Technology |
| |
| Li Xiuqing.High Density 3D Packaging Technology[J].Micronanoelectronic Technology,1998(6). |
| |
| Authors: | Li Xiuqing |
| |
| Abstract: | This paper introduces a number of bare and multichip module stacking technologies that are emerging to meet the ever increasing demands for low power consumption,low weight and compact systems.Vertical interconnect techniques are reviewed in details.Technological issues such as silicon efficiency,complexity,speed and power consumption etc.are briefly discussed. |
| |
| Keywords: | D packaging Vertical interconnection Bare die stacking MCM stacking |
| 本文献已被 CNKI 等数据库收录！ |
