Multi-bit upset aware hybrid error-correction for cache in embedded processors |
| |
Authors: | Dong Jiaqi Qiu Keni Zhang Weigong Wang Jing Wang Zhenzhen and Ding Lihua |
| |
Institution: | 1. College of Information Engineering, Capital Normal University, Beijing 100048, China;2. College of Information Engineering, Capital Normal University, Beijing 100048, China ;Beijing Center for Mathematics and Information Interdisciplinary Sciences, Beijing 100048, China;3. College of Information Engineering, Capital Normal University, Beijing 100048, China ;Beijing Key Laboratory of Electronic System Reliability and Prognostics, Beijing 100048, China |
| |
Abstract: | For the processor working in the radiation environment in space, it tends to suffer from the single event effect on circuits and system failures, due to cosmic rays and high energy particle radiation. Therefore, the reliability of the processor has become an increasingly serious issue. The BCH-based error correction code can correct multi-bit errors, but it introduces large latency overhead. This paper proposes a hybrid error correction approach that combines BCH and EDAC to correct both multi-bit and single-bit errors for caches with low cost. The proposed technique can correct up to four-bit error, and correct single-bit error in one cycle. Evaluation results show that, the proposed hybrid error-correction scheme can improve the performance of cache accesses up to 20% compared to the pure BCH scheme. |
| |
Keywords: | BCH single event upset cache multi-bit error correction embedded processor |
本文献已被 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
| 点击此处可从《半导体学报》下载免费的PDF全文 |
|