| 组合逻辑电路可靠性的研究 |
| |
| 引用本文： | 崔宪普,崔治.组合逻辑电路可靠性的研究[J].湖南城市学院学报(自然科学版),2006,15(3):51-53. |
| |
| 作者姓名： | 崔宪普 崔治 |
| |
| 作者单位： | 湖南城市学院,物理与电信工程系,湖南,益阳,413000 |
| |
| 摘 要： | 对组合逻辑电路增加冗余后的可靠性概率进行了计算，指出为屏蔽可能引起输出错误的输入．组合逻辑电路各级电路之间应交错连接．
|
| 关 键 词： | 组合逻辑电路 冗余项 可靠性概率 交错连接 |
| 文章编号： | 1672-7304（2006）03-0051-03 |
| 收稿时间： | 2006-03-10 |
| 修稿时间： | 2006-03-10 |
Discussion about Combination-logic Circuit's Credibility Rate |
| |
| CUI Xian-pu,CUI Zhi.Discussion about Combination-logic Circuit''''s Credibility Rate[J].Journal of Hunan City University:Natural Science,2006,15(3):51-53. |
| |
| Authors: | CUI Xian-pu CUI Zhi |
| |
| Abstract: | In this paper, the writers calculated the credibility rate of combination-logic circuit with redundant item, and they also pointed out shield the out-error which input cause, the combination-logic circuit must be inter-digital conjunction. |
| |
| Keywords: | Combination-logic circuit redundant item credibility rate interdigital conjunction |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
