Design of an LDO with capacitor multiplier |
| |
Authors: | Ying Jianhua Huang Meng Huang Yang |
| |
Institution: | Department of Electronic Science & Technology,Huazhong University of Science & Technology,Wuhan 430074,China |
| |
Abstract: | This paper presents a low quiescent current, highly stable low-drop out (LDO) regulator. In order to reduce capacitor value and control frequency response peak, capacitor multipliers are adopted in the compensation circuit with mathematic calculations. The phase margin is adequate when the load current is 0.1 or 150 mA. Fabricated in an XFAB 0.6 μm CMOS process, the LDO produces 12.2 mV (0.7%) overshoot voltage while the current changes at 770 mA/100 μs with a capacitor load of 10μF. |
| |
Keywords: | LDO frequency compensation capacitor multiplier dynamic bias buffer |
本文献已被 CNKI 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
| 点击此处可从《半导体学报》下载免费的PDF全文 |
|