首页 | 本学科首页   官方微博 | 高级检索  
     检索      

CMOS源极跟随缓冲电路
引用本文:余宁梅,杨安,陈治明,高勇.CMOS源极跟随缓冲电路[J].半导体学报,2001,22(4).
作者姓名:余宁梅  杨安  陈治明  高勇
作者单位:西安理工大学自动化与信息工程学院,
摘    要:提出用CMOS源极跟随缓冲电路以较少的电路段数快速驱动大电容负载.HSPICE模拟结果表明,在负载电容为基本栅电容的100倍及6000倍时,CMOS源极跟随缓冲电路具有高于多段倒相器缓冲电路的负载驱动能力,且占有面积小.从而较好地解决了高速驱动芯片内各种数据传输及外部负载的问题.该电路结构简单,易于实现,且制作工艺与标准CMOS工艺完全兼容.

关 键 词:源极跟随器  缓冲电路  CMOS

A Novel CMOS Source-Follower Buffer Circui
YU Ning-mei,YANG An,CHEN Zhi-ming,GAO Yong.A Novel CMOS Source-Follower Buffer Circui[J].Chinese Journal of Semiconductors,2001,22(4).
Authors:YU Ning-mei  YANG An  CHEN Zhi-ming  GAO Yong
Abstract:A novel CMOS source-follower buffer circuit is presented,which has a faster drivability for large capacitance loads than the tapered inverter chains,due to the characteristic of the CMOS source follower.When driving the large capacitance that is 100 times/6000 times as high as the original capacitance by an elemental inverter,two-stage combined source-follower/inverter buffer is 15% faster than the faster tapered inverter-chain buffer of eight-stage,with smaller wafer area.This circuit structure is simple and can be realized by the standard CMOS process easily.
Keywords:
本文献已被 万方数据 等数据库收录!
点击此处可从《半导体学报》浏览原始摘要信息
点击此处可从《半导体学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号