| 基于热感知的SoC布图规划 |
| |
| 引用本文： | 戚利侠,夏银水,王伦耀,杜世民.基于热感知的SoC布图规划[J].浙江大学学报(理学版),2012,39(4):402-406. |
| |
| 作者姓名： | 戚利侠 夏银水 王伦耀 杜世民 |
| |
| 作者单位： | 宁波大学电路与系统研究所,浙江宁波,315211 |
| |
| 基金项目： | 国家自然科学基金资助项目(61041001);浙江省自然科学基金资助项目(Z1090622);浙江省教育厅科研基金资助项目(Y200906637) |
| |
| 摘 要： | 随着芯片规模的增大及芯片中IP核数量的不断增加,SoC的功耗密度不断升高,导致局部温度迅速上升,从而影响芯片的稳定性.基于热感知的SoC布图规划实现芯片温度的均匀分布是解决这一问题的有效途径之一.结合传统布局规划,提出了调整部分模块面积的降温策略,发展了一种基于模拟退火的热感知SoC布图规划方法,所提出的方法应用于MCNC基准电路,结果显示电路温度最高可以降低23℃.
|
| 关 键 词： | 热感知 SoC 布图规划 模拟退火 |
A thermal-aware based floorplanning in SoC |
| |
| QI Li-xia
,
XIA Yin-shui
,
WANG Lun-yao
,
DU Shi-min.A thermal-aware based floorplanning in SoC[J].Journal of Zhejiang University(Sciences Edition),2012,39(4):402-406. |
| |
| Authors: | QI Li-xia XIA Yin-shui WANG Lun-yao DU Shi-min |
| |
| Institution: | (Institute of Circuits and Systems,Ningbo University,Ningbo 315211,Zhejiang Province,China) |
| |
| Abstract: | With the increasing of chip size and the number of IP cores in a chip,SoC power density increase leads to the rapid rise in local temperature,which affects the chip stability.Thermal-aware based floorplanning of SoCs to implement evenly temperature distribution is one of the efficient solutions.In this paper,a simulated annealing based thermal-aware SoC floorplanning method is developed by the integration of the traditional floorplanning and the proposed module area adjusting based cooling strategy.The proposed method is applied to MCNC benchmark circuits.The results show that the temperature reduction can be up to 23 ℃. |
| |
| Keywords: | thermal aware SoC floorplanning simulated annealing |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《浙江大学学报(理学版)》浏览原始摘要信息 |
| 点击此处可从《浙江大学学报(理学版)》下载免费的PDF全文 |
|
