首页 | 本学科首页   官方微博 | 高级检索  
     检索      

一种高层次低功耗综合设计方案及实现
引用本文:金榜,夏银水.一种高层次低功耗综合设计方案及实现[J].宁波大学学报(理工版),2010,23(1):50-55.
作者姓名:金榜  夏银水
作者单位:宁波大学电路与系统研究所,浙江,宁波,315211
基金项目:浙江省自然科学基金(R105614)
摘    要:提出一种在时间约束条件下的高层次低功耗综合设计方案,该方案综合考虑多电压调度和资源绑定技术,实现优化电源电压和降低电路开关活动性的目的.并且方案在调度过程中考虑了调度对绑定的影响,这样的结果更利于绑定,能更大限度地降低功耗.所提出的算法已用C语言实现,算法的时间复杂度为O(n2),其中胛为数据流图中节点的数目.并将算法应用于3个基准电路,功耗平均优化为36.6%.实验结果表明:此算法具有较好的功耗优化能力和较低的时间复杂度.

关 键 词:高层次综合  低功耗  调度  绑定  时间约束

A High-level and Low Power Consumption Synthesis Scheme and its Implementation
JIN Bang,XIAYin-shui.A High-level and Low Power Consumption Synthesis Scheme and its Implementation[J].Journal of Ningbo University(Natural Science and Engineering Edition),2010,23(1):50-55.
Authors:JIN Bang  XIAYin-shui
Institution:Institute of Circuits and Systems/a>;Ningbo University/a>;Ningbo 315211/a>;China
Abstract:In this paper,a high level synthesis scheme based on multiple voltages scheduling and resource binding is proposed for low power design.In this scheme a simultaneous optimization method of multiple voltages scheduling and resource binding is proposed to optimize power dissipation through optimizing power supply voltage and switching activity under timing constraints.The proposed scheme is characterized with taking the influence of scheduling into consideration of binding in the scheduling process,resulting ...
Keywords:high-level synthesis  low power  scheduling  binding  timing-constrained  
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号