| 基于FPGA的ASI信号接收与发送的实现 |
| |
| 引用本文： | 赵伟民,赵照,薛利军,吴超,于军. 基于FPGA的ASI信号接收与发送的实现[J]. 中国有线电视, 2006, 0(21): 2069-2071 |
| |
| 作者姓名： | 赵伟民 赵照 薛利军 吴超 于军 |
| |
| 作者单位： | 华中科技大学,湖北,武汉,430074 |
| |
| 摘 要： | 提出了一种用FPGA芯片代替Cypress公司的CY78933和CY78923芯片来实现ASI信号接收与发送的方案，详细阐述了DVB—ASI接口的硬件组成与FPGA实现，该接口符合DVB—ASI的接口规范，可实现270Mbps的信号传输，已经得到实际运用。
|
| 关 键 词： | ASI 8 B／10 B FPGA |
| 文章编号： | 1007-7022（2006）21-2069-02 |
| 收稿时间： | 2006-09-20 |
| 修稿时间： | 2006-09-20 |
The Implement of ASI Receiver and Transmitter Based on FPGA |
| |
| ZHAO Wei-min,ZHAO Zhao,XUE Li-jun,WU Chao,YU Jun. The Implement of ASI Receiver and Transmitter Based on FPGA[J]. China Cable Television, 2006, 0(21): 2069-2071 |
| |
| Authors: | ZHAO Wei-min ZHAO Zhao XUE Li-jun WU Chao YU Jun |
| |
| Affiliation: | Huazhong University of Science and Technology, Hubei Wuhan 430074, China |
| |
| Abstract: | This paper presents a scheme to implement ASI receiver and transmitter based on FPGA to replace the scheme based on CY7B933 and CY7B923 of Cypress. The hardware design and the design about FPGA of the ASI interface are described in detail. This scheme works with 270 megabits per second ( Mbps) DVB -ASI, as defined by the DVB-ASI specification and gained application in practice. |
| |
| Keywords: | ASI 8 B/10 B FPGA |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
