首页 | 本学科首页   官方微博 | 高级检索  
     

基于IEEE-754标准和现场可编程门阵列技术的混沌产生器设计与实现
引用本文:周武杰,Yu Si-Min. 基于IEEE-754标准和现场可编程门阵列技术的混沌产生器设计与实现[J]. 物理学报, 2008, 57(8): 4738-4747
作者姓名:周武杰  Yu Si-Min
作者单位:广东工业大学自动化学院,广州 510006
基金项目:国家自然科学基金(批准号:60572073)和广东省自然科学基金(批准号:5001818)资助的课题.
摘    要:提出了基于IEEE-754标准的现场可编程门阵列(FPGA)通用混沌与超混沌信号产生器设计与硬件实现的一种新方法. 首先,根据Euler算法,对连续混沌系统作离散化处理,便于FPGA等一类数字信号处理器件的实现. 其次,基于IEEE-754标准和模块化设计理念,用硬件描述语言构建出浮点数的乘法运算、加法运算、符号函数运算、正负绝对值运算、初始值与迭代值选择等5个基本模块,并以此为基础,进一步在FPGA平台上产生包括网格状多涡卷蔡氏系统在内的多种不同类型的混沌与超混沌信号. 最后,通过对语音芯片的配置,利用关键词:网格状多涡卷混沌系统IEEE-754标准现场可编程门阵列浮点数算法

关 键 词:网格状多涡卷混沌系统  IEEE-754标准  现场可编程门阵列  浮点数算法
收稿时间:2007-12-26

Design and implementation of chaotic generators based on IEEE-754 standard and field programmable gate array technology
Zhou Wu-Jie,Yu Si-Min. Design and implementation of chaotic generators based on IEEE-754 standard and field programmable gate array technology[J]. Acta Physica Sinica, 2008, 57(8): 4738-4747
Authors:Zhou Wu-Jie  Yu Si-Min
Abstract:A new approach for the design and hardware implementation of field programmable gate array (FPGA) general chaotic and hyperchaotic signal generators based on IEEE-754 standard is proposed. Firstly, using Euler algorithm and appropriate discrete processing, the continuous chaotic systems can be converted to discrete chaotic systems, which is appropriate for realization by digital signal processor. Secondly, according to IEEE-754 standard and module-based design idea, five basic floating-point operational modules, namely the multiplication operation module, addition operation module, symbolic function operation module, positive and negative absolute operation module, and initial and iteration value selection module, are constructed by using Verilog-HDL. Based on this method, different types of chaotic and hyperchaotic signals via FPGA are generated. Finally, using configurable voice device, chaotic signals are output through the stereo left and right channels and attractors can be observed by the oscillograph. The characteristic of this method is its universality. Furthermore, the floating-point algorithm and working principle are analyzed. The algorithm flow chart, technical development process, hardware design and realization result are given.
Keywords:grid multi-scroll chaotic systems   IEEE-754 standard   field programmable gate array   floating-point algorithm
本文献已被 万方数据 等数据库收录!
点击此处可从《物理学报》浏览原始摘要信息
点击此处可从《物理学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号