A Parallel-Based Lifting Algorithm and VLSI architecture for DWT |
| |
Authors: | Chengyi Xiong Jinwen Tian Jian Liu Zhirong Gao |
| |
Institution: | 1. The State Key Lab of Education Commission for Image Processing and Intelligent Control, Institute of Pattern Recognition & Artificial Intelligence, Huazhong Univ. of Science & Tech., Wuhan 430074, China;College of Electronic Info. Eng., South-Center Univ. for Nationalities, Wuhan 430074, China 2. The State Key Lab of Education Commission for Image Processing and Intelligent Control, Institute of Pattern Recognition & Artificial Intelligence, Huazhong Univ. of Science & Tech., Wuhan 430074, China 3. Dept of Computer Science, Wuhan Univ. of Science & Eng., Wuhan 430074, China |
| |
Abstract: | A novel Parallel-Based Lifting Algorithm (PBLA) for Discrete Wavelet Transform (DWT), exploiting the parallelism of arithmetic operations in all lifting steps, is proposed in this paper. It leads to reduce the critical path latency of computation, and to reduce the complexity of hardware implementation as well. The detailed derivation on the proposed algorithm, as well as the resulting Very Large Scale Integration (VLSI) architecture, is introduced, taking the 9/7 DWT as an example but without loss of generality. In comparison with the Conventional Lifting Algorithm Based Implementation (CLABI), the critical path latency of the proposed architecture is reduced by more than half from (4Tm + 87a)to Tm + 4Ta, and is competitive to that of Convolution-Based Implementation (CBI), but the new implementation will save significantly in hardware. The experimental results demonstrate that the proposed architecture has good performance in both increasing working frequency and reducing area. |
| |
Keywords: | Discrete Wavelet Transform (DFT) Lifting scheme Parallel Very Large Scale Integration (VLSI) |
本文献已被 CNKI 维普 万方数据 SpringerLink 等数据库收录! |
| 点击此处可从《电子科学学刊(英文版)》浏览原始摘要信息 |
| 点击此处可从《电子科学学刊(英文版)》下载免费的PDF全文 |
|