Implementation of chaotic circuits with a digital time-delay block

In this paper, the implementation of time-delay chaotic circuits is investigated. To implement the time-delay block, a solution based on a digital circuitry has been adopted. This solution leads to a programmable hardware which can be realized by using available field programmable gate arrays. In this paper, issues raised from this implementation such as the behavior of the system with respect to the precision and the sampling rate of the conversion process have been investigated. The synchronization error is proposed as an indicator of the accuracy of the whole implementation.