| 符合CCSDS标准的RS(255,223)译码器算法与FPGA实现 |
| |
| 引用本文： | 周国良,彦廷江.符合CCSDS标准的RS(255,223)译码器算法与FPGA实现[J].电子器件,2011,34(2):219-222. |
| |
| 作者姓名： | 周国良 彦廷江 |
| |
| 作者单位： | 中国船舶重工集团公司江苏自动化研究所,江苏连云港,222006 |
| |
| 摘 要： | 介绍了符合CCSDS标准的RS(255,223)码的参数与译码器结构,给出了一种改进型无逆BM算法用于求解关键方程,使用Verilog语言完成了基于该算法的译码器设计与实现.测试结果表明,该译码系统性能优良,在尽可能节约硬件资源的同时满足了高速处理的需要.
|
| 关 键 词： | Reed-Solomon码 CCSDS FPGA |
Algorithm And Implemention with FPGA of RS(255,223) Decoder |
| |
| ZHOU Guoliang,YAN Tingjiang.Algorithm And Implemention with FPGA of RS(255,223) Decoder[J].Journal of Electron Devices,2011,34(2):219-222. |
| |
| Authors: | ZHOU Guoliang YAN Tingjiang |
| |
| Institution: | (Jiangsu Automation Research Institute of CSIC,Lianyungang Jiangsu 222006,China) |
| |
| Abstract: | The parameters and decoder structure of RS(255,223)according to CCSDS specification is introduced.It is given that the reformulated inversionless BM algorithm which is used to solve the key equation.The decoder based on this algorithm is designed and implemented with Verilog HDL.As test results shown,the decoder described in this paper decrease resource usage in a great deal at high speed. |
| |
| Keywords: | Reed-Solomon code(RScode) CCSDS FPGA |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《电子器件》浏览原始摘要信息 |
| 点击此处可从《电子器件》下载免费的PDF全文 |
|
