首页 | 本学科首页   官方微博 | 高级检索  
     

一种基于微程序的FIR滤波系统
引用本文:周维,钱慧,江浩. 一种基于微程序的FIR滤波系统[J]. 微电子学, 2017, 47(3): 347-350, 354
作者姓名:周维  钱慧  江浩
作者单位:福州大学 物理与信息工程学院, 福州 350116,福州大学 物理与信息工程学院, 福州 350116,福州大学 物理与信息工程学院, 福州 350116
基金项目:福州市科技局科技计划资助项目(822848/2013-G-85);福建省教育厅资助项目(JA13039)
摘    要:在分析基本FIR滤波器原理的基础上,设计了基于微程序的FIR滤波系统的硬件架构,并采用自顶向下的设计方法,利用硬件描述语言Verilog HDL实现了该系统,最后在Xilinx软件开发工具vivado2016.1上进行了仿真,并在Matlab软件中进行了验证。结果表明,设计的基于微程序的FIR滤波系统硬件架构可行,软件可靠,并具有阶数可扩展、可重构、可移植、占有资源少、功耗低的优点。

关 键 词:微程序   微指令   FIR滤波器   FPGA   Verilog HDL
收稿时间:2016-07-19

A FIR Filtering System Based on Microprogram
ZHOU Wei,QIAN Hui and JIANG Hao. A FIR Filtering System Based on Microprogram[J]. Microelectronics, 2017, 47(3): 347-350, 354
Authors:ZHOU Wei  QIAN Hui  JIANG Hao
Affiliation:College of Physics and Information Engineering, Fuzhou University, Fuzhou 350116, P. R. China,College of Physics and Information Engineering, Fuzhou University, Fuzhou 350116, P. R. China and College of Physics and Information Engineering, Fuzhou University, Fuzhou 350116, P. R. China
Abstract:On the base of having analyzed the principle of the finite impulse response(FIR) filter, a hardware architecture of FIR filtering system based on microprogram was designed, and it was implemented with the hardware describe language Verilog HDL in the way of top-to-down. The proposed system was simulated on vivado2016.1, a Xilinx''s software developing tool. Then it was verified in Matlab. The results indicated that the hardware architecture was feasible, and the software was reliable. The system had the advantages of having extensible order, reconfigurability, portability, less resource occupation, and lower power.
Keywords:Microprogram   Microcode   FIR filter   FPGA   Verilog HDL
点击此处可从《微电子学》浏览原始摘要信息
点击此处可从《微电子学》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号