| LVDS三线同步串口的传输速率 |
| |
| 引用本文： | 王文华,何斌,任建岳.LVDS三线同步串口的传输速率[J].液晶与显示,2011,26(3):344-349. |
| |
| 作者姓名： | 王文华 何斌 任建岳 |
| |
| 作者单位： | 中国科学院长春光学精密机械与物理研究所,吉林长春,130033 |
| |
| 摘 要： | 搭建了一个合理的试验平台,利用FPGA产生10bit数字自校图形,经过LVDS同步串口传输,在数据接收端处理串转并数据送入图像采集卡,通过实时观察接收图形是否正常来判断该传输速率下的可靠性。分别研究了基于FPGA片内低压差分模块和专业差分转换芯片的两种应用方案。通过大量试验得出结论:两种方案的最高传输速率,前者约能达到152Mbit/s,后者约为125.2Mbit/s。考虑到工程实际中可能面临的各种复杂应用环境,推荐适当降额应用。
|
| 关 键 词： | LVDS 同步串口 传输速率 自校图形 |
Transmission Bandwidth of 3-Wire Synchronous Serial Port Based on LVDS |
| |
| WANG Wen-hua,HE Bin,REN Jian-yue.Transmission Bandwidth of 3-Wire Synchronous Serial Port Based on LVDS[J].Chinese Journal of Liquid Crystals and Displays,2011,26(3):344-349. |
| |
| Authors: | WANG Wen-hua HE Bin REN Jian-yue |
| |
| Institution: | WANG Wen-hua,HE Bin,REN Jian-yue*(Changchun Institute of Optics,Fine Mechanics and Physics,Chinese Academy of Sciences,Changchun 130033,China) |
| |
| Abstract: | This paper tries to exam the transmission bandwidth by establishing a scientific test-platform.The paper provides a test pattern formed by 10 bit raw image data which is generated by FPGA as transmitter.The receiver performs data conversion serial-to-parallel and then sends image data as well as clock and enable signals to the image grabber.The transmission reliability is estimated by checking the real-time received test pattern through the 3-wire LVDS serial port.From abundant experiments,the paper gets tw... |
| |
| Keywords: | LVDS synchronous serial port data bandwidth test pattern |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
