An improvement to computational efficiency of the drain current model for double-gate MOSFET |
| |
Authors: | Zhou Xing-Ye Zhang Jian Zhou Zhi-Ze Zhang Li-Ning Ma Chen-Yue Wu Wen Zhao Wei Zhang Xing |
| |
Affiliation: | TSRC, Institute of Microelectronics, School of Electronic Engineering and Computer Science, Peking University, Beijing 100871, China; Academy for Advanced Interdisciplinary Studies, Peking University, Beijing 100871, China; Peking University Shenzhen SOC Key Laboratory, PKU-HKUST Shenzhen Institution, Shenzhen 518057, China |
| |
Abstract: | As a connection between the process and the circuit design, the device model is greatly desired for emerging devices, such as the double-gate MOSFET. Time efficiency is one of the most important requirements for device modeling. In this paper, an improvement to the computational efficiency of the drain current model for double-gate MOSFETs is extended, and different calculation methods are compared and discussed. The results show that the calculation speed of the improved model is substantially enhanced. A two-dimensional device simulation is performed to verify the improved model. Furthermore, the model is implemented into the HSPICE circuit simulator in Verilog-A for practical application. |
| |
Keywords: | computational efficiency compact model double-gate MOSFET |
本文献已被 维普 等数据库收录! |
| 点击此处可从《中国物理 B》浏览原始摘要信息 |
|
点击此处可从《中国物理 B》下载免费的PDF全文 |
|