| 基于性能的FPGA再设计过程中的工艺映射 |
| |
| 引用本文： | 张万鹏,童家榕.基于性能的FPGA再设计过程中的工艺映射[J].微电子学,1997,27(4):272-275. |
| |
| 作者姓名： | 张万鹏 童家榕 |
| |
| 作者单位： | 复旦大学电子工程系集成电路ＣＡＤ实验室 |
| |
| 摘 要： | 提出了一个基于性能的ＬＵＴ结构的ＦＰＧＡ再设计过程中的工艺映射算法。采用该算法不改变网络的拓扑结构，而是用特征函数以及对原布尔网络进行相应的约束实现电路的再设计，从而避免了在再设计过程中重新考虑电路的时延和布局布线结果。用于较大规模的电路有很好的实验结果。
|
| 关 键 词： | ASIC EPGA 工艺映射 IC CAD |
Performance-Based Technology Mappingin the Redesign of FPGA's |
| |
| ZHANG Wan-Peng . TONG Jia-Rong and TANG Pu-Shan IC CAD Lab Dept .Electro Engineer Fudan University,Shanghai..Performance-Based Technology Mappingin the Redesign of FPGA''s[J].Microelectronics,1997,27(4):272-275. |
| |
| Authors: | ZHANG Wan-Peng TONG Jia-Rong and TANG Pu-Shan IC CAD Lab Dept Electro Engineer Fudan University Shanghai |
| |
| Institution: | ZHANG Wan-Peng . TONG Jia-Rong and TANG Pu-Shan IC CAD Lab Dept .Electro Engineer Fudan University,Shanghai. 200433 ) |
| |
| Abstract: | An algorithm for performance-based technology mapping in the redesign of FPGA 's. with look-up table (LUT)structure is presented. In the algorithm .characteristic functions are used . and a redesign based on restrictions on the original relation is performed. Since the topology of the boolean network has not been changed in the redesign .there is no need for reconsidering the circuit delay and the results of placement and routing. Excellent results have been achieved for larger scale circlets. |
| |
| Keywords: | ASIC FPGA Technology mapping IC CAD EEACC 1280 2570 |
| 本文献已被 CNKI 维普 等数据库收录！ |
