A flow-mode,self-steering,cellular multiplier-summation processor |
| |
Authors: | Dines Bjørner |
| |
Institution: | (1) Laboratory for Pulse and Digital Techniques, The Technical University of Denmark, Lyngby, Denmark |
| |
Abstract: | Flow-mode or stream-processing digital systems have been proposed in which code, control and data are constantly moving so that multiple instructions are processed concurrently. We show the design of a flow-mode cellular array processor which can perform a number of two's complement fixed-point arithmetic operations. These operations are: three operand addition and/or subtraction, two operand multiplication and vector inner-product. Operand sizes are: 2N bit for addition and subtraction operands, andN bit for multiplication operands. Results are 2N bit. The network can simultaneously operate on 4N+2 datasets with any mix of the above operations being handled. The processor is based on the use of asynchronous cellular arrays. Given a continued flow of input datasets, the effective computation time is worst-case propagation time within one cell. A typical cell contains a 1-bit position 3-input full adder with associated input data storage. Thus the effective computation time is independent of the operand bit length. |
| |
Keywords: | Cellular Logic Iterative Array Vector Processing Flow Mode Self-Steering Asynchronous Control Arithmetic |
本文献已被 SpringerLink 等数据库收录! |
|