首页 | 本学科首页   官方微博 | 高级检索  
     检索      

用于CMOS图像传感器的列并行高精度ADC
引用本文:张娜,姚素英,徐江涛.用于CMOS图像传感器的列并行高精度ADC[J].固体电子学研究与进展,2006,26(3):349-353.
作者姓名:张娜  姚素英  徐江涛
作者单位:天津大学专用集成电路设计中心,天津,300072;天津大学专用集成电路设计中心,天津,300072;天津大学专用集成电路设计中心,天津,300072
基金项目:国家自然科学基金 , 天津市科技发展基金
摘    要:设计了一种适用于CMOS图像传感器的列并行Single-slopeADC。采用的列并行ADC,同时对多数据源并行处理,增强了数据吞吐量,特别适用于CMOS图像传感器大像素阵列的数据处理。分析了影响ADC精度的因素,并给出了减小失调的方法。该ADC在0.35μm工艺下成功流片验证,测试结果表明,该ADC,在50MS/s的高数据吞吐量下,实现了CMOS图像传感器的8bit精度的设计要求和17.35mW的低功耗,以及0.62mm2的芯片面积。ADC的DNL=0.8LSB,INL=1.096LSB。

关 键 词:图像传感器  列并行  单斜  模数转换器
文章编号:1000-3819(2006)03-349-05
收稿时间:2005-10-08
修稿时间:2006-01-20

Design of a High Resolution Column ADC for CMOS Image Sensor
ZHANG Na,YAO Suying,XU Jiangtao.Design of a High Resolution Column ADC for CMOS Image Sensor[J].Research & Progress of Solid State Electronics,2006,26(3):349-353.
Authors:ZHANG Na  YAO Suying  XU Jiangtao
Institution:ASIC Design Center of Tianjin University, Tianjin, 300072, CHN
Abstract:A design of column parallel single-slope ADC for CMOS image sensor is presented. Proposed column ADC deals with multiple data simultaneously, which enhances data throughput and is fit for data process of large pixel array of CMOS image sensor. The factors which incluence the resolution of the ADC are analyzed, and the methods decreasing offsets are given. The ADC is successfully taped out with 0.35 μm process, the testing result shows that, the presented ADC achieves 8-bit resolution in 50 MS/s high speed, which is required by CMOS image sensor, while dissipating 9.5 mW and costing 0.62 mm~2 area. The DNL and INL of the ADC are 0.8LSB and 1.096LSB respectively.
Keywords:image sensor  column parallel  single slope  analog-to-digital converter
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号