| 嵌入式视频系统中高速信号完整性分析 |
| |
| 引用本文： | 崔岩松, 邓中亮, 段大高,. 嵌入式视频系统中高速信号完整性分析[J]. 电子器件, 2005, 28(4): 886-889 |
| |
| 作者姓名： | 崔岩松 邓中亮 段大高 |
| |
| 作者单位： | 北京邮电大学电子工程学院,北京,100876;北京邮电大学电子工程学院,北京,100876;北京邮电大学电子工程学院,北京,100876 |
| |
| 摘 要： | 在高速数字系统设计中，信号完整性（SI）问题以及互连延迟引起的时序问题致关重要。分析了嵌入式视频系统高速数字的信号完整性问题，使用串行端接和分支总线拓扑解决信号完整性问题，通过Protel DXP 2004进行SI仿真验证；并以DM642与SDRAM之间的时序为例，对信号时序进行分析。
|
| 关 键 词： | 高速数字设计 信号完整性 时序分析 DXP 2004 |
| 文章编号： | 1005-9490（2005）04-0886-04 |
| 收稿时间： | 2005-02-02 |
| 修稿时间： | 2005-02-02 |
Analyzing the High Speed Signal Integrity of Embedded Video System |
| |
| CUI Yan-song,DENG Zhong-liang,DUAN Da-gao. Analyzing the High Speed Signal Integrity of Embedded Video System[J]. Journal of Electron Devices, 2005, 28(4): 886-889 |
| |
| Authors: | CUI Yan-song DENG Zhong-liang DUAN Da-gao |
| |
| Affiliation: | Beijing University of Posts and Telecommunications ,School of Electronic Engineering, Beijing 100876 ,China |
| |
| Abstract: | The Signal Integrity (SI) and the timing caused by interlinking delay are extremely important in the high speed digital design. The high speed signal integrity in the embedded video system is analyzed by using serial ports connection and part-bus structure to resolve the SI. And the signal integrity simulation is performed on the Protel DXP 2004 software platform. Moreover, the timing between DM642 CPU and SDRAM was taken as an example to analyze signal timing. |
| |
| Keywords: | DXP 2004 |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子器件》浏览原始摘要信息 |
|
点击此处可从《电子器件》下载免费的PDF全文 |
