全文获取类型
收费全文 | 10524篇 |
免费 | 2051篇 |
国内免费 | 1147篇 |
专业分类
化学 | 1598篇 |
晶体学 | 22篇 |
力学 | 178篇 |
综合类 | 130篇 |
数学 | 834篇 |
物理学 | 2624篇 |
无线电 | 8336篇 |
出版年
2024年 | 19篇 |
2023年 | 98篇 |
2022年 | 177篇 |
2021年 | 218篇 |
2020年 | 261篇 |
2019年 | 180篇 |
2018年 | 192篇 |
2017年 | 297篇 |
2016年 | 360篇 |
2015年 | 373篇 |
2014年 | 1264篇 |
2013年 | 1142篇 |
2012年 | 1136篇 |
2011年 | 1170篇 |
2010年 | 948篇 |
2009年 | 1058篇 |
2008年 | 795篇 |
2007年 | 611篇 |
2006年 | 578篇 |
2005年 | 479篇 |
2004年 | 415篇 |
2003年 | 381篇 |
2002年 | 300篇 |
2001年 | 243篇 |
2000年 | 189篇 |
1999年 | 147篇 |
1998年 | 126篇 |
1997年 | 114篇 |
1996年 | 102篇 |
1995年 | 72篇 |
1994年 | 61篇 |
1993年 | 50篇 |
1992年 | 38篇 |
1991年 | 32篇 |
1990年 | 20篇 |
1989年 | 16篇 |
1988年 | 14篇 |
1987年 | 7篇 |
1986年 | 5篇 |
1985年 | 2篇 |
1984年 | 6篇 |
1983年 | 5篇 |
1982年 | 6篇 |
1981年 | 3篇 |
1979年 | 5篇 |
1976年 | 1篇 |
1975年 | 1篇 |
1971年 | 2篇 |
1959年 | 1篇 |
1957年 | 1篇 |
排序方式: 共有10000条查询结果,搜索用时 453 毫秒
1.
2.
仪器仪表产品的脉冲耐压试验是产品型式试验、例行试验中的基本内容。通过对GB4793.1标准的整理,归纳了仪器仪表产品的脉冲耐压试验要求。通过对试验方法和设备特性的梳理,总结了特性参数,并介绍了应对脉冲耐压试验可采取的保护器件的类别及选用方法。 相似文献
3.
为了减小传统的最差情况设计方法引入的电压裕量,提出了一种变化可知的自适应电压缩减(AVS)技术,通过调整电源电压来降低电路功耗.自适应电压缩减技术基于检测关键路径的延时变化,基于此设计了一款预错误原位延时检测电路,可以检测关键路径延时并输出预错误信号,进而控制单元可根据反馈回的预错误信号的个数调整系统电压.本芯片采用SMIC180 nm工艺设计验证,仿真分析表明,采用自适应电压缩减技术后,4个目标验证电路分别节省功耗12.4%,11.3%,10.4%和11.6%. 相似文献
4.
For the first time, we present the unique features exhibited by power 4H–SiC UMOSFET in which N and P type columns (NPC) in the drift region are incorporated to improve the breakdown voltage, the specific on-resistance, and the total lateral cell pitch. The P-type column creates a potential barrier in the drift region of the proposed structure for increasing the breakdown voltage and the N-type column reduces the specific on-resistance. Also, the JFET effects reduce and so the total lateral cell pitch will decrease. In the NPC-UMOSFET, the electric field crowding reduces due to the created potential barrier by the NPC regions and causes more uniform electric field distribution in the structure. Using two dimensional simulations, the breakdown voltage and the specific on-resistance of the proposed structure are investigated for the columns parameters in comparison with a conventional UMOSFET (C-UMOSFET) and an accumulation layer UMOSFET (AL-UMOSFET) structures. For the NPC-UMOSFET with 10 µm drift region length the maximum breakdown voltage of 1274 V is obtained, while at the same drift region length, the maximum breakdown voltages of the C-UMOSFET and the AL-UMOSFET structures are 534 and 703 V, respectively. Moreover, the proposed structure exhibits a superior specific on-resistance (Ron,sp) of 2 mΩ cm2, which shows that the on-resistance of the optimized NPC-UMOSFET are decreased by 56% and 58% in comparison with the C-UMOSFET and the AL-UMOSFET, respectively. 相似文献
5.
《Microelectronics Journal》2015,46(11):1012-1019
This paper presents a voltage reference generator architecture and two different realizations of it that have been fabricated within a standard 0.18 μm CMOS technology. The architecture takes the advantage of utilizing a sampled-data amplifier (SDA) to optimize the power consumption. The circuits achieve output voltages on the order of 190 mV with temperature coefficients of 43 ppm/°C and 52.5 ppm/°C over the temperature range of 0 to 120°C without any trimming with a 0.8 V single supply. The power consumptions of the circuits are less then 500 nW while occupying an area of 0.2 mm2 and 0.08 mm2, respectively. 相似文献
6.
ABSTRACTThe RF output power dissipated per unit area is calculated using Runge-Kutta method for the high-moderate-moderate-high (n+-n-p-p+) doping profile of double drift region (DDR)-based impact avalanche transit time (IMPATT) diode by taking different substrate at Ka band. Those substrates are silicon, gallium arsenide, germanium, wurtzite gallium nitride, indium phosphide and 4H-silicon carbide. A comparative study regarding power dissipation ability by the IMPATT using different material is being presented thereby modelling the DDR IMPATT diode in a one-dimensional structure. The IMPATT based on 4H-SiC element has highest power density in the order of 1010 Wm?2 and the Si-based counterpart has lowest power density of order 106 Wm?2 throughout the Ka band. So, 4H-SiC-based IMPATT should be preferable over others for the power density preference based application. This result will be helpful to estimate the power density of the IMPATT for any doping profile and to select the proper element for the optimum design of the IMPATT as far as power density is concerned in the Ka band. Also, we have focused on variation of power density with different junction temperatures and modelled the heat sink with analysis of thermal resistances. 相似文献
7.
1-read/1-write (1R1W) register file (RF) is a popular memory configuration in modern feature rich SoCs requiring significant amount of embedded memory. A memory compiler is constructed using the 8T RF bitcell spanning a range of instances from 32 b to 72 Kb. An 8T low-leakage bitcell of 0.106 μm2 is used in a 14 nm FinFET technology with a 70 nm contacted gate pitch for high-density (HD) two-port (TP) RF memory compiler which achieves 5.66 Mb/mm2 array density for a 72 Kb array which is the highest reported density in 14 nm FinFET technology. The density improvement is achieved by using techniques such as leaf-cell optimization (eliminating transistors), better architectural planning, top level connectivity through leaf-cell abutment and minimizing the number of unique leaf-cells. These techniques are fully compatible with memory compiler usage over the required span. Leakage power is minimized by using power-switches without degrading the density mentioned above. Self-induced supply voltage collapse technique is applied for write and a four stack static keeper is used for read Vmin improvement. Fabricated test chips using 14 nm process have demonstrated 2.33 GHz performance at 1.1 V/25 °C operation. Overall Vmin of 550 mV is achieved with this design at 25 °C. The inbuilt power-switch improves leakage power by 12x in simulation. Approximately 8% die area of a leading 14 nm SoC in commercialization is occupied by these compiled RF instances. 相似文献
8.
Dong‐Wook Kim 《ETRI Journal》2006,28(1):84-86
This letter presents a small‐sized, high‐power single‐pole double‐throw (SPDT) switch with defected ground structure (DGS) for wireless broadband Internet application. To reduce the circuit size by using a slow‐wave characteristic, the DGS is used for the quarter‐wave (°/4) transmission line of the switch. To secure a high degree of isolation, the switch with DGS is composed of shunt‐connected PIN diodes. It shows an insertion loss of 0.8 dB, an isolation of 50 dB or more, and power capability of at least 50 W at 2.3 GHz. The switch shows very similar performance to the conventional shunt‐type switch, but the circuit size is reduced by about 50% simply with the use of DGS patterns. 相似文献
9.
10.
中、高压变频器产量越来越多,但试验手段大多比较落后,一般采用带电机空转的方法。本文介绍了一个高压变频器试验平台,通过该平台可以对电压等级在3kV~10kV、功率在5000kW以下的变频器进行实载试验。 相似文献