全文获取类型
收费全文 | 2489篇 |
免费 | 592篇 |
国内免费 | 212篇 |
专业分类
化学 | 326篇 |
晶体学 | 5篇 |
力学 | 30篇 |
综合类 | 23篇 |
数学 | 29篇 |
物理学 | 864篇 |
无线电 | 2016篇 |
出版年
2024年 | 9篇 |
2023年 | 15篇 |
2022年 | 32篇 |
2021年 | 43篇 |
2020年 | 70篇 |
2019年 | 52篇 |
2018年 | 34篇 |
2017年 | 69篇 |
2016年 | 88篇 |
2015年 | 74篇 |
2014年 | 191篇 |
2013年 | 170篇 |
2012年 | 215篇 |
2011年 | 225篇 |
2010年 | 187篇 |
2009年 | 160篇 |
2008年 | 211篇 |
2007年 | 191篇 |
2006年 | 189篇 |
2005年 | 176篇 |
2004年 | 164篇 |
2003年 | 158篇 |
2002年 | 100篇 |
2001年 | 97篇 |
2000年 | 62篇 |
1999年 | 50篇 |
1998年 | 39篇 |
1997年 | 39篇 |
1996年 | 39篇 |
1995年 | 29篇 |
1994年 | 30篇 |
1993年 | 23篇 |
1992年 | 22篇 |
1991年 | 15篇 |
1990年 | 11篇 |
1989年 | 7篇 |
1988年 | 2篇 |
1987年 | 3篇 |
1983年 | 1篇 |
1957年 | 1篇 |
排序方式: 共有3293条查询结果,搜索用时 15 毫秒
1.
1-read/1-write (1R1W) register file (RF) is a popular memory configuration in modern feature rich SoCs requiring significant amount of embedded memory. A memory compiler is constructed using the 8T RF bitcell spanning a range of instances from 32 b to 72 Kb. An 8T low-leakage bitcell of 0.106 μm2 is used in a 14 nm FinFET technology with a 70 nm contacted gate pitch for high-density (HD) two-port (TP) RF memory compiler which achieves 5.66 Mb/mm2 array density for a 72 Kb array which is the highest reported density in 14 nm FinFET technology. The density improvement is achieved by using techniques such as leaf-cell optimization (eliminating transistors), better architectural planning, top level connectivity through leaf-cell abutment and minimizing the number of unique leaf-cells. These techniques are fully compatible with memory compiler usage over the required span. Leakage power is minimized by using power-switches without degrading the density mentioned above. Self-induced supply voltage collapse technique is applied for write and a four stack static keeper is used for read Vmin improvement. Fabricated test chips using 14 nm process have demonstrated 2.33 GHz performance at 1.1 V/25 °C operation. Overall Vmin of 550 mV is achieved with this design at 25 °C. The inbuilt power-switch improves leakage power by 12x in simulation. Approximately 8% die area of a leading 14 nm SoC in commercialization is occupied by these compiled RF instances. 相似文献
2.
Dong‐Wook Kim 《ETRI Journal》2006,28(1):84-86
This letter presents a small‐sized, high‐power single‐pole double‐throw (SPDT) switch with defected ground structure (DGS) for wireless broadband Internet application. To reduce the circuit size by using a slow‐wave characteristic, the DGS is used for the quarter‐wave (°/4) transmission line of the switch. To secure a high degree of isolation, the switch with DGS is composed of shunt‐connected PIN diodes. It shows an insertion loss of 0.8 dB, an isolation of 50 dB or more, and power capability of at least 50 W at 2.3 GHz. The switch shows very similar performance to the conventional shunt‐type switch, but the circuit size is reduced by about 50% simply with the use of DGS patterns. 相似文献
3.
宽带DDS跳频源设计 总被引:1,自引:0,他引:1
直接数字合成(DDS)简单可靠、控制方便,具有很高的频率分辨率,高速转换,非常适合快速跳频的要求。在对DDS基本原理进行了简要介绍和分析后,提出宽带跳频源设计方案。 相似文献
4.
5.
介绍了医用红宝石激光器触摸屏控制系统的基本结构,分析了医用红宝石激光器中主要电磁干扰(EMI)的产生机制,提出了具体的电磁兼容(EMC)技术措施并得到实验验证。 相似文献
6.
7.
8.
介绍了单端正向变换器基本电路,重点叙述带三路调节DC电压的100KHZ180W离线电源。它采用具有低导电阻RDS和低栅极电荷Qg的新型场效应管(QFET)作为变换电路的主开关器件,降低了电源开关损耗并提高了效率3%-5%。 相似文献
9.
10.
This article introduces the basic structure of a symmetric self-electrooptic effect device (S-SEED), and applies the Kirchoff' s current law and a purely equivalent capacitive model, to analyze S-SEED's switch characteristics. Linear approximation and N-segment approximation are utilized to obtain S-SEED's voltage-time (V-T) and characteristics. Theoretical analysis is verified by simulations, and the results demonstrate that the precision of S-SEED's switch time can satisfy the requirement in applications with linear approximation. Moreover, the simulations compare S-SEED's switch characteristics with different input powers and input contrast ratios, which reveal that increasing input contrast ratio is an effective way to improve S-SEED's switch characteristics. 相似文献