全文获取类型
收费全文 | 1951篇 |
免费 | 538篇 |
国内免费 | 403篇 |
专业分类
化学 | 232篇 |
晶体学 | 19篇 |
力学 | 5篇 |
综合类 | 9篇 |
数学 | 17篇 |
物理学 | 700篇 |
无线电 | 1910篇 |
出版年
2024年 | 9篇 |
2023年 | 17篇 |
2022年 | 55篇 |
2021年 | 86篇 |
2020年 | 62篇 |
2019年 | 81篇 |
2018年 | 44篇 |
2017年 | 116篇 |
2016年 | 161篇 |
2015年 | 160篇 |
2014年 | 201篇 |
2013年 | 195篇 |
2012年 | 176篇 |
2011年 | 167篇 |
2010年 | 128篇 |
2009年 | 128篇 |
2008年 | 148篇 |
2007年 | 125篇 |
2006年 | 125篇 |
2005年 | 79篇 |
2004年 | 97篇 |
2003年 | 64篇 |
2002年 | 67篇 |
2001年 | 52篇 |
2000年 | 78篇 |
1999年 | 30篇 |
1998年 | 46篇 |
1997年 | 25篇 |
1996年 | 28篇 |
1995年 | 26篇 |
1994年 | 21篇 |
1993年 | 22篇 |
1992年 | 23篇 |
1991年 | 11篇 |
1990年 | 13篇 |
1989年 | 8篇 |
1988年 | 11篇 |
1986年 | 1篇 |
1984年 | 3篇 |
1978年 | 1篇 |
1977年 | 1篇 |
1975年 | 1篇 |
排序方式: 共有2892条查询结果,搜索用时 15 毫秒
1.
We investigate the effect of dopant random fluctuation on threshold voltage and drain current variation in a two-gate nanoscale transistor. We used a quantum-corrected technology computer aided design simulation to run the simulation (10000 randomizations). With this simulation, we could study the effects of varying the dimensions (length and width), and thicknesses of oxide and dopant factors of a transistor on the threshold voltage and drain current in subthreshold region (off) and overthreshold (on). It was found that in the subthreshold region the variability of the drain current and threshold voltage is relatively fixed while in the overthreshold region the variability of the threshold voltage and drain current decreases remarkably, despite the slight reduction of gate voltage diffusion (compared with that of the subthreshold). These results have been interpreted by using previously reported models for threshold current variability, load displacement, and simple analytical calculations. Scaling analysis shows that the variability of the characteristics of this semiconductor increases as the effects of the short channel increases. Therefore, with a slight increase of length and a reduction of width, oxide thickness, and dopant factor, we could correct the effect of the short channel. 相似文献
2.
Naoto Takase Junpei Kuwabara Seong Jib Choi Takeshi Yasuda Liyuan Han Takaki Kanbara 《Journal of polymer science. Part A, Polymer chemistry》2015,53(4):536-542
The Pd‐catalyzed polycondensation of 4‐octylaniline with various dibromoarylenes was carried out under microwave heating. Microwave heating led to a decrease in the reaction time and an increase in the molecular weight of the polymers as compared to conventional heating. Microwave heating also allowed the catalyst loading to be reduced to 1 mol %, yielding polymerization results that were comparable to those under conventional heating and 5 mol % catalyst. Investigations regarding field‐effect transistors and organic photovoltaic cells using the obtained poly(arylamine) with azobenzene units revealed that increasing the molecular weight of the polymer led to improved device performance, including hole mobility and power conversion efficiency. © 2014 Wiley Periodicals, Inc. J. Polym. Sci., Part A: Polym. Chem. 2015 , 53, 536–542 相似文献
3.
For the first time, we present the unique features exhibited by power 4H–SiC UMOSFET in which N and P type columns (NPC) in the drift region are incorporated to improve the breakdown voltage, the specific on-resistance, and the total lateral cell pitch. The P-type column creates a potential barrier in the drift region of the proposed structure for increasing the breakdown voltage and the N-type column reduces the specific on-resistance. Also, the JFET effects reduce and so the total lateral cell pitch will decrease. In the NPC-UMOSFET, the electric field crowding reduces due to the created potential barrier by the NPC regions and causes more uniform electric field distribution in the structure. Using two dimensional simulations, the breakdown voltage and the specific on-resistance of the proposed structure are investigated for the columns parameters in comparison with a conventional UMOSFET (C-UMOSFET) and an accumulation layer UMOSFET (AL-UMOSFET) structures. For the NPC-UMOSFET with 10 µm drift region length the maximum breakdown voltage of 1274 V is obtained, while at the same drift region length, the maximum breakdown voltages of the C-UMOSFET and the AL-UMOSFET structures are 534 and 703 V, respectively. Moreover, the proposed structure exhibits a superior specific on-resistance (Ron,sp) of 2 mΩ cm2, which shows that the on-resistance of the optimized NPC-UMOSFET are decreased by 56% and 58% in comparison with the C-UMOSFET and the AL-UMOSFET, respectively. 相似文献
4.
Aiming to environment protection, green solvents are crucial for commercialization of solution-processed optoelectronic devices. In this work, d-limonene, a natural product, was introduced as the non-aromatic and non-chlorinated solvent for processing of polymer light-emitting diodes (PLEDs) and organic field effect transistors (OFETs). It was found that d-limonene could be a good solvent for a blue-emitting polyfluorene-based random copolymer for PLEDs and an alternating copolymer FBT-Th4(1,4) with high hole mobility (μh) for OFETs. In comparisons to routine solvent-casted films of the two conjugated polymers, the resulting d-limonene-deposited films could show comparable film qualities, based on UV–vis absorption spectra and observations by atomic force microscopy (AFM). With d-limonene as the processing solvent, efficient blue PLEDs with CIE coordinates of (0.16, 0.16), maximum external quantum efficiency of 3.57%, and luminous efficiency of 3.66 cd/A, and OFETs with outstanding μh of 1.06 cm2 (V s)−1 were demonstrated. Our results suggest that d-limonene would be a promising non-aromatic and non-chlorinated solvent for solution processing of conjugated polymers and molecules for optoelectronic device applications. 相似文献
5.
ABSTRACTThe RF output power dissipated per unit area is calculated using Runge-Kutta method for the high-moderate-moderate-high (n+-n-p-p+) doping profile of double drift region (DDR)-based impact avalanche transit time (IMPATT) diode by taking different substrate at Ka band. Those substrates are silicon, gallium arsenide, germanium, wurtzite gallium nitride, indium phosphide and 4H-silicon carbide. A comparative study regarding power dissipation ability by the IMPATT using different material is being presented thereby modelling the DDR IMPATT diode in a one-dimensional structure. The IMPATT based on 4H-SiC element has highest power density in the order of 1010 Wm?2 and the Si-based counterpart has lowest power density of order 106 Wm?2 throughout the Ka band. So, 4H-SiC-based IMPATT should be preferable over others for the power density preference based application. This result will be helpful to estimate the power density of the IMPATT for any doping profile and to select the proper element for the optimum design of the IMPATT as far as power density is concerned in the Ka band. Also, we have focused on variation of power density with different junction temperatures and modelled the heat sink with analysis of thermal resistances. 相似文献
6.
1-read/1-write (1R1W) register file (RF) is a popular memory configuration in modern feature rich SoCs requiring significant amount of embedded memory. A memory compiler is constructed using the 8T RF bitcell spanning a range of instances from 32 b to 72 Kb. An 8T low-leakage bitcell of 0.106 μm2 is used in a 14 nm FinFET technology with a 70 nm contacted gate pitch for high-density (HD) two-port (TP) RF memory compiler which achieves 5.66 Mb/mm2 array density for a 72 Kb array which is the highest reported density in 14 nm FinFET technology. The density improvement is achieved by using techniques such as leaf-cell optimization (eliminating transistors), better architectural planning, top level connectivity through leaf-cell abutment and minimizing the number of unique leaf-cells. These techniques are fully compatible with memory compiler usage over the required span. Leakage power is minimized by using power-switches without degrading the density mentioned above. Self-induced supply voltage collapse technique is applied for write and a four stack static keeper is used for read Vmin improvement. Fabricated test chips using 14 nm process have demonstrated 2.33 GHz performance at 1.1 V/25 °C operation. Overall Vmin of 550 mV is achieved with this design at 25 °C. The inbuilt power-switch improves leakage power by 12x in simulation. Approximately 8% die area of a leading 14 nm SoC in commercialization is occupied by these compiled RF instances. 相似文献
7.
8.
9.
10.