首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   26篇
  免费   6篇
力学   1篇
综合类   6篇
数学   1篇
物理学   24篇
  2023年   1篇
  2022年   6篇
  2021年   3篇
  2016年   1篇
  2015年   2篇
  2009年   1篇
  2008年   1篇
  2007年   1篇
  2006年   1篇
  2005年   2篇
  2004年   4篇
  2002年   1篇
  2001年   1篇
  1999年   1篇
  1996年   1篇
  1991年   1篇
  1990年   1篇
  1989年   2篇
  1988年   1篇
排序方式: 共有32条查询结果,搜索用时 15 毫秒
1.
Forward error correction (FEC) codes combined with high-order modulator formats, i.e., coded modulation (CM), are essential in optical communication networks to achieve highly efficient and reliable communication. The task of providing additional error control in the design of CM systems with high-performance requirements remains urgent. As an additional control of CM systems, we propose to use indivisible error detection codes based on a positional number system. In this work, we evaluated the indivisible code using the average probability method (APM) for the binary symmetric channel (BSC), which has the simplicity, versatility and reliability of the estimate, which is close to reality. The APM allows for evaluation and compares indivisible codes according to parameters of correct transmission, and detectable and undetectable errors. Indivisible codes allow for the end-to-end (E2E) control of the transmission and processing of information in digital systems and design devices with a regular structure and high speed. This study researched a fractal decoder device for additional error control, implemented in field-programmable gate array (FPGA) software with FEC for short-reach optical interconnects with multilevel pulse amplitude (PAM-M) modulated with Gray code mapping. Indivisible codes with natural redundancy require far fewer hardware costs to develop and implement encoding and decoding devices with a sufficiently high error detection efficiency. We achieved a reduction in hardware costs for a fractal decoder by using the fractal property of the indivisible code from 10% to 30% for different n while receiving the reciprocal of the golden ratio.  相似文献   
2.
利用多级离子注入技术,一种新型的 C M O S 四值译码器与编码器被设计.它们有一 个低功耗与低输出阻抗的简单结构,可以用作超大规模集成电路设计中的接口电路,以减 少基片的外部引线数  相似文献   
3.
基于步进啁啾光纤光栅的OCDMA频阈相位编码   总被引:2,自引:2,他引:0  
本文提出了一种在步进啁啾光纤光栅实现OCDMA频阈相位编码的方案,该方案中引入了影射码,根据影射码在相应的子光栅之间加入相移以实现正确的编解码.该编解码器结构简单,数值模拟得到了好的相关输出.  相似文献   
4.
本文探讨了在常规CMOS集成电路基础上设计三值逻辑电路的方法。从三值倒相器入手,结合常规CMOS门电路,给出了CMOS三值译码器的设计方案及应用电路。  相似文献   
5.
Instance-optimality in probability with an -minimization decoder   总被引:1,自引:0,他引:1  
Let Φ(ω), ωΩ, be a family of n×N random matrices whose entries i,j are independent realizations of a symmetric, real random variable η with expectation and variance . Such matrices are used in compressed sensing to encode a vector by y=Φx. The information y holds about x is extracted by using a decoder . The most prominent decoder is the 1-minimization decoder Δ which gives for a given the element which has minimal 1-norm among all with Φz=y. This paper is interested in properties of the random family Φ(ω) which guarantee that the vector will with high probability approximate x in to an accuracy comparable with the best k-term error of approximation in for the range kan/log2(N/n). This means that for the above range of k, for each signal , the vector satisfies
with high probability on the draw of Φ. Here, Σk consists of all vectors with at most k nonzero coordinates. The first result of this type was proved by Wojtaszczyk [P. Wojtaszczyk, Stability and instance optimality for Gaussian measurements in compressed sensing, Found. Comput. Math., in press] who showed this property when η is a normalized Gaussian random variable. We extend this property to more general random variables, including the particular case where η is the Bernoulli random variable which takes the values with equal probability. The proofs of our results use geometric mapping properties of such random matrices some of which were recently obtained in [A. Litvak, A. Pajor, M. Rudelson, N. Tomczak-Jaegermann, Smallest singular value of random matrices and geometry of random polytopes, Adv. Math. 195 (2005) 491–523].  相似文献   
6.
利用微环谐振腔阵列进行光码分多址编解码过程中,微环谐振腔反射谱的自由频谱宽度(FSR)范围制约该系统用户容量的提升.本文提出了一种新型的基于游标效应的串联哑铃型微环谐振腔光编解码器.利用Matlab建立了半径分别为40μm-30μm-40μm的哑铃型微环谐振腔光编解码器模型.详细分析了光反射谱伪模抑制与耦合系数的关系,研究了耦合系数、码片速率对串联哑铃型微环谐振腔光编解码器性能的影响.结果表明,与半径分别为40μm-40μm-40μm的传统串联微环谐振腔编解码器相比,哑铃型微腔编解码器FSR值扩大了4倍.理想情况下,用户容量可呈指数增长.同时,互相关峰值比(P/W)与自相关峰值旁瓣比(P/C)分别提高了约33%和8%.  相似文献   
7.
王浩文  薛韵佳  马玉林  华南  马鸿洋 《中国物理 B》2022,31(1):10303-010303
Quantum error correction technology is an important solution to solve the noise interference generated during the operation of quantum computers.In order to find the best syndrome of the stabilizer code in quantum error correction,we need to find a fast and close to the optimal threshold decoder.In this work,we build a convolutional neural network(CNN)decoder to correct errors in the toric code based on the system research of machine learning.We analyze and optimize various conditions that affect CNN,and use the RestNet network architecture to reduce the running time.It is shortened by 30%-40%,and we finally design an optimized algorithm for CNN decoder.In this way,the threshold accuracy of the neural network decoder is made to reach 10.8%,which is closer to the optimal threshold of about 11%.The previous threshold of 8.9%-10.3%has been slightly improved,and there is no need to verify the basic noise.  相似文献   
8.
吉喆  贾大功  张红霞  张德龙  刘铁根  张以谟 《物理学报》2015,64(3):34218-034218
光码分多址系统中, 光编解码器是影响系统性能的关键因素之一.自相关峰值旁瓣比(P/W)、自互相关峰值比(P/C)是衡量编解码器性能的两个重要指标.以硅基SOI微环谐振腔为载体, 提出了一种串联三环阵列的二维相干OCDMA编解码器模型.详细研究了耦合系数、损耗系数、阵列间距以及通道间隔对微环谐振腔编解码器性能的影响.结果表明, 半径为50 μm的微环, 环与直波导间耦合系数在0.6–0.7之间, 环与环间耦合系数在0.1–0.2之间, 损耗系数 < 2 dB/cm, 阵列间距大于3 mm, 通道间隔在25–36 GHz间时, 编解码器能够获得良好的性能.  相似文献   
9.
针对现有WIMAX标准中LDPC/Turbo双模译码器设计在精确计算时未充分考虑迭代次数的问题,提出了一种适用于LDPC和Turbo码的自适应迭代译码算法,可灵活应用于由FPGA技术实现的双模译码器.该算法通过跟踪中间消息计算错误概率,根据多条件判定精确计算迭代次数,从而实现译码算法与错误概率变化特征的自适应性;通过改进的预判决机制减少平均迭代次数.利用Matlab搭建WIMAX系统测试链路,对TDMP多种算法的误码性能与迭代次数的关系进行测试,实现了12个SISO处理单元并行的LDPC/Turbo双模译码器.结果表明,所设计的译码器减少了算法中冗余的迭代过程,并且完全满足该标准下最大码长的要求.  相似文献   
10.
本文探讨了一种新的CMOS三值逻辑系统,建立了一套完备的CMOS三值逻辑基本单元电路。给出了CMOS三进制乘法器及9进制7段字形译码器的设计方案。并分析、讨论了该系统的特点。  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号