排序方式: 共有12条查询结果,搜索用时 15 毫秒
1.
2.
The working mechanism of sensors plays an important role in their simulation and design, which is the foundation of their applications. A model of a nanotube NO2 gas sensor system is established based on an (8, 0) silicon carbide nanotube (SiCNT) with a NO2 molecule adsorbed. The transport properties of the system are studied with a method combining density functional theory (DFT) with the non-equilibrium Green's function (NEGF). The adsorbed gas molecule plays an important role in the transport properties of the gas sensor, which results in the formation of a transmission peak near the Fermi energy. More importantly, the adsorption leads to different voltage current characteristics of the sensor to that with no adsorption; the difference is large enough to detect the presence of NO2 gas. 相似文献
3.
Parasitic effects of air-gap through-silicon vias in high-speed three-dimensional integrated circuits 下载免费PDF全文
In this paper,ground-signal-ground type through-silicon vias(TSVs) exploiting air gaps as insulation layers are designed,analyzed and simulated for applications in millimeter wave.The compact wideband equivalent-circuit model and passive elements(RLGC) parameters based on the physical parameters are presented with the frequency up to 100 GHz.The parasitic capacitance of TSVs can be approximated as the dielectric capacitance of air gaps when the thickness of air gaps is greater than 0.75 μm.Therefore,the applied voltage of TSVs only needs to achieve the flatband voltage,and there is no need to indicate the threshold voltage.This is due to the small permittivity of air gaps.The proposed model shows good agreement with the simulation results of ADS and Ansoft's HFSS over a wide frequency range. 相似文献
4.
采用SF6/O2作为刻蚀气体,对单晶6H-SiC材料的感应耦合等离子体(ICP)刻蚀工艺进行了研究。分析了ICP功率、偏置电压、气体混合比等工艺参数对刻蚀速率和刻蚀质量的影响。结果表明,刻蚀速率随着ICP功率及偏置电压的增大而提高,刻蚀表面质量随偏置电压及O2的含量的增大而降低,而ICP功率的变化对刻蚀质量影响不大。混合气体中O2含量为20%时刻蚀速率达到最大值,同时加入氧气后形成易于充电的SiFxOy中间层,从而促进了微沟槽的形成。 相似文献
5.
Through-silicon-via crosstalk model and optimization design for three-dimensional integrated circuits 下载免费PDF全文
Through-silicon-via (TSV) to TSV crosstalk noise is one of the key factors affecting the signal integrity of three- dimensional integrated circuits (3D ICs). Based on the frequency dependent equivalent electrical parameters for the TSV channel, an analytical crosstalk noise model is established to capture the TSV induced crosstalk noise. The impact of various design parameters including insulation dielectric, via pitch, via height, silicon conductivity, and terminal impedance on the crosstalk noise is analyzed with the proposed model. Two approaches are proposed to alleviate the TSV noise, namely, driver sizing and via shielding, and the SPICE results show 241 rnV and 379 mV reductions in the peak noise voltage, respectively. 相似文献
6.
Electronic transport properties of a finite (7,0) carbon nanotube (CNT) coupled to Au (111) surfaces are investigated with a fully nonequilibrium Green's functions method combined with the density functional theory. The results show that the coupling effect between the CNT and Au electrode plays an important role in the transport properties, which leads to the formation of a high plateau in the transmission spectrum around Fermi energy. In addition, the current-voltage characteristic of the (7,0) CNT coupled to Au electrodes is different from an isolated (7,0) CNT. 相似文献
7.
8.
Reduction of signal reflection along through silicon via channel in high-speed three-dimensional integration circuit 下载免费PDF全文
The through silicon via (TSV) technology has proven to be the critical enabler to realize a three-dimensional (3D) gigscale system with higher performance but shorter interconnect length. However, the received digital signal after trans- mission through a TSV channel, composed of redistribution layers (RDLs), TSVs, and bumps, is degraded at a high data-rate due to the non-idealities of the channel. We propose the Chebyshev multisection transformers to reduce the signal reflec- tion of TSV channel when operating frequency goes up to 20 GHz, by which signal reflection coefficient ($11) and signal transmission coefficient ($21) are improved remarkably by 150% and 73.3%, respectively. Both the time delay and power dissipation are also reduced by 4% and 13.3%, respectively. The resistance-inductance-conductance-capacitance (RLGC) elements of the TSV channel are iterated from scattering (S)-parameters, and the proposed method of weakening the signal reflection is verified using high frequency simulator structure (HFSS) simulation software by Ansoft. 相似文献
9.
Closed-form internal impedance model and characterization of mixed carbon nanotube bundles for three-dimensional integrated circuits 下载免费PDF全文
Based on the complex effective conductivity method, a closed-form expression for the internal impedance of mixed carbon nanotube(CNT) bundles, in which the number of CNTs for a given diameter follows a Gaussian distribution, is proposed in this paper. It can appropriately capture the skin effect as well as the temperature effect of mixed CNT bundles.The results of the closed-form expression and the numerical calculation are compared with various mean diameters, standard deviations, and temperatures. It is shown that the proposed model has very high accuracy in the whole frequency range considered, with maximum errors of 1% and 2.3% for the resistance and the internal inductance, respectively. Moreover,by using the proposed model, the high-frequency electrical characteristics of mixed CNT bundles are deeply analyzed to provide helpful design guidelines for their application in future high-performance three-dimensional integrated circuits. 相似文献
10.
In high speed three-dimensional integrated circuits (3D ICs), through silicon via (TSV) insertion causes impedance discontinuities along the interconnect-TSV channel that results in signal reflection. As demonstrated for a two-plane interconnect structure connected by a TSV, we incorporate an appropriate capacitance at the junction to mitigate the signal reflection with gigascale frequencies. Based on 65 nm technology and S-parameter analysis, the decrease of signal reflection can be 189% at the tuned frequency of 5 GHz. Extending this method to the five-plane interconnect structure further, the reduction of signal reflection can achieve 400%. So we could broaden this method to any multilevel 3D interconnect structures. This method can also be applied to a circuit with tunable operating frequencies by digitally connecting the corresponding matching capacitance into the circuit through switches. There are remarkable improvements of the quality of the transmitting signals. 相似文献