首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   724篇
  免费   9篇
  国内免费   1篇
化学   438篇
晶体学   8篇
力学   6篇
数学   22篇
物理学   111篇
无线电   149篇
  2022年   4篇
  2019年   3篇
  2018年   6篇
  2017年   5篇
  2016年   6篇
  2015年   3篇
  2014年   8篇
  2013年   20篇
  2012年   21篇
  2011年   19篇
  2010年   13篇
  2009年   17篇
  2008年   32篇
  2007年   20篇
  2006年   35篇
  2005年   25篇
  2004年   19篇
  2003年   16篇
  2002年   24篇
  2001年   22篇
  2000年   15篇
  1999年   20篇
  1998年   20篇
  1997年   12篇
  1996年   15篇
  1995年   17篇
  1994年   22篇
  1993年   17篇
  1992年   31篇
  1991年   17篇
  1990年   15篇
  1989年   27篇
  1988年   19篇
  1987年   16篇
  1986年   25篇
  1985年   28篇
  1984年   7篇
  1983年   13篇
  1982年   7篇
  1981年   12篇
  1980年   7篇
  1979年   6篇
  1978年   6篇
  1977年   6篇
  1976年   6篇
  1974年   5篇
  1965年   3篇
  1940年   3篇
  1939年   3篇
  1938年   3篇
排序方式: 共有734条查询结果,搜索用时 656 毫秒
1.
We fabricated a 1-GHz-spaced 16-channel arrayed-waveguide grating (AWG) by using a new AWG configuration where the path of each arrayed waveguide winds backward and forward across a 4-in diameter wafer without crossing any other waveguides. The ultra-narrow (< 1 GHz) and stable transmission bands of this AWG can be used to construct a wavelength reference standard covering the S, C, and L bands in the dense wavelength-division-multiplexing network systems whose frequency deviation is /spl plusmn/160 MHz.  相似文献   
2.
This paper gives a condition which implies the nonexistence of parametric statistical procedures with bounded risk or error performance characteristics. Many examples for which such a condition is satisfied are considered.  相似文献   
3.
4.
5.
The authors report a 4 M word×1 b/1 M word×4 b BiCMOS SRAM that can be metal mask programmed as either a 6-ns access time for an ECL 100 K I/O interface to an 8-ns access time for a 3.3-V TTL I/O interface. Die size is 18.87 mm×8.77 mm. Memory cell size is 5.8 μm×3.2 μm. In order to achieve such high-speed address access times the following technologies were developed: (1) a BiCMOS level converter that directly connects the ECL signal level to the CMOS level; (2) a high-speed BiCMOS circuit with low threshold voltage nMOSFETs; (3) a design method for determining the optimum number of decoder gate stages and the optimum size of gate transistors; (4) high-speed bipolar sensing circuits used at 3.3-V supply voltage; and (5) 0.55-μm BiCMOS process technology with a triple-well structure  相似文献   
6.
A high-speed monolithic optical interface switch LSI is developed using a GaAs MSM photodetector and large-scale integrated electric circuits. This LSI operates universally as a 1.8 Gb/s optical-input/optical-output four-channel time-division switch, a 1.8 Gb/s optical-input/electrical-output 1:4 demultiplexer, a 2.0 Gb/s electrical-output 4:1 multiplexer, and a 2.8 Gb/s electrical-input/electrical-output 4×4 space-division switch. It uses a new multistage 2×2 switch block with small hardware and high-speed operation. It can be expanded to a 16×16 optical-input/optical-output time-division switch operating at up to 1.8 Gb/s for broadband-ISDN  相似文献   
7.
Takada  R. Yamada  H. Horiguchi  M. 《Electronics letters》1994,30(17):1441-1443
The loss distributions in silica-based waveguides are successfully measured using a jaggedness-free optical reflectometer (OLCR). The OLCR reduces jagged fluctuations which appear in Rayleigh backscattering measurements undertaken with conventional OLCRs to within ±1 dB by averaging the wavelength-dependent Rayleigh backscatter signals. Constant loss distributions and a step-like loss increase in the waveguides were clearly observed  相似文献   
8.
This 512 Kw×8 b×3 way synchronous BiCMOS SRAM uses a 2-stage wave-pipeline scheme, a PLL self-timing generator and a 0.4-μm BiCMOS process to achieve 220 MHz fully-random read/write operations with a GTL I/O interface. Newly developed circuit technologies include: 1) a zig-zag double word-line scheme, 2) a centered bit-line load layout scheme, and 3) a phase-locked-loop (PLL) with a multistage-tapped ring oscillator which generates a clock cycle proportional pulse (CCPP) and a clock edge lookahead pulse (CELP)  相似文献   
9.
Picosecond optical pulse compression characteristics of chirped pulses from gain-switched distributed feedback-laser diodes (DFB-LD) transmitting through highly dispersive media are studied theoretically and experimentally. It is clarified theoretically that gain-switched chirped pulses can be compressed to about a 0.7-time bandwidth product by normal dispersion of the dispersive media and that the optimum dispersion value to obtain a minimum compressed pulse is proportional to the square of original pulsewidth. Through a dispersion, shifted single-mode fiber with -48-ps/nm normal dispersion at a 1.3-μm wavelength, gain-switched 30-ps (FWHM) pulses from a directly modulated 1.3-μm DFB-LD at a 4.4-GHz repetition rate have been successfully compressed to 6.4-ps optical pulses with a 0.86-time bandwidth product. Experimental results agree with the theoretical analysis.  相似文献   
10.
The group delay and dispersion, including the erbium ion contributions, of the highly erbium-doped silica planar waveguide amplifier and multicomponent glass fibre amplifiers are directly measured at different pump powers using a low coherence reflectometer and dispersive Fourier spectroscopy. This method derives the refractive index spectra of these amplifiers directly from the produced reflectograms without any physical or mathematical assumptions. The dispersion of the planar waveguide amplifier at 500 mW pumping changes between +300 and -200 ps/km/nm with a 0.4 wt.% erbium concentration.<>  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号