A software-defined communications baseband design

Software-defined radios offer a programmable and dynamically reconfigurable method of reusing hardware to implement the physical layer processing of multiple communications systems. An SDR can dynamically change protocols and update communications systems over the air as a service provider allows. In this article we discuss a baseband solution for an SDR system and describe a 2 Mb/s WCDMA design with GSM/GPRS and 802.11b capability that executes all physical layer processing completely in software. We describe the WCDMA communications protocols with a focus on latency reduction and unique implementation techniques. We also describe the underlying technology that enables software execution. Our solution is programmed in C and executed on a multithreaded processor in real time.     

A Low-Power Multithreaded Processor for Software Defined Radio

Embedded digital signal processors for software defined radio have stringent design constraints including high computational bandwidth, low power consumption, and low interrupt latency. Furthermore, due to rapidly evolving communication standards with increasing code complexity, these processors must be compiler-friendly, so that code for them can quickly be developed in a high-level language. In this paper, we present the design of the Sandblaster Processor, a low-power multithreaded digital signal processor for software defined radio. The processor uses a unique combination of token triggered threading, powerful compound instructions, and SIMD vector operations to provide real-time baseband processing capabilities with very low power consumption. We describe the processor’s architecture and microarchitecture, along with various techniques for achieving high performance and low power dissipation. We also describe the processor’s programming environment and the SB3010 platform, a complete system-on-chip solution for software defined radio. Using a super-computer class vectorizing compiler, the SB3010 achieves real-time performance in software on a variety of communication protocols including 802.11b, GPS, AM/FM radio, Bluetooth, GPRS, and WCDMA. In addition to providing a programmable platform for SDR, the processor also provides efficient support for a wide variety of digital signal processing and multimedia applications. Michael Schulte received a B.S. degree in Electrical Engineering from the University of Wisconsin-Madison in 1991, and M.S. and Ph.D. degrees in Electrical Engineering from the University of Texas at Austin in 1992 and 1996, respectively. From 1996 to 2002, he was an assistant and associate professor at Lehigh University, where he directed the Computer Architecture and Arithmetic Research Laboratory. He is currently an assistant professor at the University of Wisconsin-Madison, where he leads the Madison Embedded Systems and Architectures Group. His research interests include high-performance embedded processors, computer architecture, domain-specific systems, computer arithmetic, and wireless systems. He is a senior member of the IEEE and the IEEE Computer Society, and an associate editor for the IEEE Transactions on Computers and the Journal of VLSI Signal Processing. John Glossner is CTO & Executive Vice President at Sandbridge Technologies. Prior to co-founding Sandbridge, John managed the Advanced DSP Technology group, Broadband Transmission Systems group, and was Access Aggregation Business Development manager at IBM’s T.J. Watson Research Center. Prior to IBM, John managed the software effort in Lucent/Motorola’s Starcore DSP design center. John received a Ph.D. in Computer Architecture from TU Delft in the Netherlands for his work on a Multithreaded Java processor with DSP capability. He also received an M.S. degree in Engineering Management and an M.S.E.E. from NTU. John also holds a B.S.E.E. degree from Penn State. John has more than 60 publications and 12 issued patents. Dr. Sanjay Jinturkar is the Director of Software at Sandbridge and manages the systems software and communications software groups. Previously, he managed the software tools group at StarCore. He has a Ph.D in Computer Science from University of Virginia and holds 20 publications and 4 patents. Mayan Moudgill obtained a Ph.D. in Computer Science from Cornell University in 1994, after which he joined IBM at the Thomas J. Watson Research Center. He worked on a variety of computer architecture and compiler related projects, including the VLIW research compiler, Linux ports for the 40x series embedded processors and simulators for the Power 4. In 2001, he co-founded Sandbridge Technologies, a start-up that is developing digital signal processors targeted at 3G wireless phones. Suman Mamidi is a graduate student in the Department of Electrical and Computer Engineering at the University of Wisconsin-Madison. He received his M.S. degree from the University of Wisconsin-Madison in December, 2003 and is currently working towards his PhD. His research interests include low-power processors, hardware accelerators, multithreaded processors, reconfigurable hardware, and embedded systems. Stamatis Vassiliadis was born in Manolates, Samos, Greece, in 1951. He is currently a Chair Professor in the Electrical Engineering, Mathematics, and Computer Science (EEMCS) department of Delft University of Technology (TU Delft), The Netherlands. He previously served in the Electrical and Computer Engineering faculties of Cornell University, Ithaca, NY and the State University of New York (S.U.N.Y.), Binghamton, NY. For a decade, he worked with IBM, where he was involved in a number of advanced research and development projects. He received numerous awards for his work, including 24 publication awards, 15 invention awards, and an outstanding innovation award for engineering/scientific hardware design. His 73 USA patents rank him as the top all time IBM inventor. Dr. Vassiliadis is an ACM fellow, an IEEE fellow and a member of the Royal Netherlands Academy of Arts and Sciences (KNAW).     

Quantifying Degradation Parameters of Single-Crystalline Ni-Rich Cathodes in Lithium-Ion Batteries

Single-crystal LiNi_xCo_yMn_zO₂ (SC-NCM, x+y+z=1) cathodes are renowned for their high structural stability and reduced accumulation of adverse side products during long-term cycling. While advances have been made using SC-NCM cathode materials, careful studies of cathode degradation mechanisms are scarce. Herein, we employed quasi single-crystalline LiNi_0.65Co_0.15Mn_0.20O₂ (SC-NCM65) to test the relationship between cycling performance and material degradation for different charge cutoff potentials. The Li/SC-NCM65 cells showed >77 % capacity retention below 4.6 V vs. Li⁺/Li after 400 cycles and revealed a significant decay to 56 % for 4.7 V cutoff. We demonstrate that the SC-NCM65 degradation is due to accumulation of rock-salt (NiO) species at the particle surface rather than intragranular cracking or side reactions with the electrolyte. The NiO-type layer formation is also responsible for the strongly increased impedance and transition-metal dissolution. Notably, the capacity loss is found to have a linear relationship with the thickness of the rock-salt surface layer. Density functional theory and COMSOL Multiphysics modeling analysis further indicate that the charge-transfer kinetics is decisive, as the lower lithium diffusivity of the NiO phase hinders charge transport from the surface to the bulk.     

Interconnected Metallic Membrane Enabled by MXene Inks Toward High-Rate Anode and High-Voltage Cathode for Li-Ion Batteries

The ever-increasing popularity of smart electronics demands advanced Li-ion batteries capable of charging faster and storing more energy, which in turn stimulates the innovation of electrode additives. Developing single-phase conductive networks featuring excellent mechanical strength/integrity coupled with efficient electron transport and durability at high-voltage operation should maximize the rate capability and energy density, however, this has proven to be quite challenging. Herein, it is shown that a 2D titanium carbide (known as MXene) metallic membrane can be used as single-phase interconnected conductive binder for commercial Li-ion battery anode (i.e., Li₄Ti₅O₁₂) and high-voltage cathodes (i.e., Ni_0.8Mn_0.1Co_0.1O₂). Electrodes are fabricated directly by slurry-casting of MXene aqueous inks composited with active materials without any other additives or solvents. The interconnected metallic MXene membrane ensures fast charge transport and provides good durability, demonstrating excellent rate performance in the Li//Li₄Ti₅O₁₂ cell (90 mAh g⁻¹ at 45 C) and high reversible capacity (154 mAh g⁻¹ at 0.2 C/0.5 C) in Li//Ni_0.8Mn_0.1Co_0.1O₂ cell coupled with high-voltage operation (4.3 V vs Li/Li⁺). The LTO//NMC full cell demonstrates promising cycling stability, maintaining capacity retention of 101.4% after 200 cycles at 4.25 V (vs Li/Li⁺) operation. This work provides insights into the rational design of binder-free electrodes toward acceptable cyclability and high-power density Li-ion batteries.