首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   3573篇
  免费   98篇
  国内免费   22篇
化学   2043篇
晶体学   34篇
力学   88篇
数学   492篇
物理学   541篇
无线电   495篇
  2022年   25篇
  2021年   37篇
  2020年   46篇
  2019年   38篇
  2018年   28篇
  2017年   29篇
  2016年   60篇
  2015年   57篇
  2014年   68篇
  2013年   173篇
  2012年   181篇
  2011年   169篇
  2010年   105篇
  2009年   106篇
  2008年   191篇
  2007年   162篇
  2006年   206篇
  2005年   158篇
  2004年   129篇
  2003年   109篇
  2002年   125篇
  2001年   56篇
  2000年   50篇
  1999年   54篇
  1998年   53篇
  1997年   44篇
  1996年   35篇
  1995年   40篇
  1994年   42篇
  1993年   44篇
  1992年   36篇
  1991年   36篇
  1990年   35篇
  1989年   55篇
  1988年   38篇
  1987年   33篇
  1986年   33篇
  1985年   55篇
  1984年   54篇
  1983年   46篇
  1982年   53篇
  1981年   61篇
  1980年   37篇
  1979年   27篇
  1978年   48篇
  1977年   36篇
  1976年   53篇
  1975年   41篇
  1974年   37篇
  1973年   33篇
排序方式: 共有3693条查询结果,搜索用时 15 毫秒
1.
A proof is given of Witten's conjectures for the rigidity of the index of the Dirac-Ramond operator on the loop space of a spin manifold which admits anS 1 symmetry.Research supported in part by the National Science Foundation  相似文献   
2.
3.
Self-organized ZnAl2O4 nanostructures with the appearance (in SEM) of high aspect ratio horizontal nanowires are grown on uncatalysed c-sapphire by vapour phase transport. The nanostructures grow as three equivalent crystallographic variants on c-sapphire. Raman and cathodoluminescence spectroscopy confirm that the nanostructures are not ZnO and TEM shows that they are the cubic spinel, zinc aluminate, ZnAl2O4, formed by the reaction of Zn and O with the sapphire substrate.  相似文献   
4.
Add-drop filters are demonstrated using silica-on-silicon optical waveguide technology. This device consists of a full directional coupler subdivided by Mach-Zehnder sections. Tapering of the coupling coefficients is experimentally shown to dramatically reduce the filters' sidelobes. Only one photolithographic step is required using the silica planar waveguide technology, yielding accurate wavelength control of the filters. Excellent agreement between measurement and design was achieved  相似文献   
5.
The use of conventional and patterned sapphire substrates (PSSs) to fabricate InGaN-based near-ultraviolet (410 nm) light-emitting diodes (LEDs) was demonstrated. The PSS was prepared using a periodic hole pattern (diameter: 3 /spl mu/m; spacing: 3 /spl mu/m) on the (0001) sapphire with different etching depths. From transmission-electron-microscopy and etch-pit-density studies, the PSS with an optimum pattern depth (D/sub h/=1.5 /spl mu/m) was confirmed to be an efficient way to reduce the thread dislocations in the GaN microstructure. It was found that the output power increased from 8.6 to 10.4 mW, corresponding to about 29% increases in the external quantum efficiency. However, the internal quantum efficiency (@ 20 mA) was about 36% and 38% for the conventional and PSS LEDs, respectively. The achieved improvement of the output power is not only due to the improvement of the internal quantum efficiency upon decreasing the dislocation density, but also due to the enhancement of the extraction efficiency using the PSS. Finally, better long-time reliability of the PSS LED performance was observed.  相似文献   
6.
7.
8.
Fractional-sample delay in discrete-time systems is often provided by special FIR filters which are asymmetric about mid-sequence. Here we preserve the appeal of sine-sequence fractional delayers (simplicity and single-parameter delay tuning) by devising a two-term raised-cosine window which delivers fractional-delay filters comparable to the best obtainable by highly regarded optimisation approaches  相似文献   
9.
DDFSGEN     
This paper presents a functional compiler for the automatic design of Direct Digital Frequency Synthesizer (DDFS) integrated circuits (ICs) using a ROM based table look-up architecture. The compiler allows the user to specify high-level specifications such as the acceptable spurious response and it generates the IC architecture, floorplan, and layout. To construct the layout for different specifications, a library of parameterized macrocells has been developed in 1.2 m CMOS technology.A test chip with a quadrature DDFS module has been generated, using the compiler, and fabricated. The chip has two input signals: one is for frequency control while the other is for phase initialization. Input and output word lengths are 16 bits and 6 bits respectively. The chip complexity is approximately 12,000 transistors (DDFS core) and the die size is 4.8×2.9mm 2. A maximum sample rate of 80 MHz has been attained implying a maximum sine (cosine) output frequency of 40 MHz and a frequency resolution of 1.22 kHz. The maximum spurious level measured is –46 dB.  相似文献   
10.
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号