全文获取类型
收费全文 | 2546篇 |
免费 | 608篇 |
国内免费 | 215篇 |
专业分类
化学 | 326篇 |
晶体学 | 7篇 |
力学 | 30篇 |
综合类 | 23篇 |
数学 | 29篇 |
物理学 | 910篇 |
无线电 | 2044篇 |
出版年
2024年 | 10篇 |
2023年 | 15篇 |
2022年 | 32篇 |
2021年 | 43篇 |
2020年 | 72篇 |
2019年 | 52篇 |
2018年 | 34篇 |
2017年 | 71篇 |
2016年 | 92篇 |
2015年 | 76篇 |
2014年 | 192篇 |
2013年 | 173篇 |
2012年 | 221篇 |
2011年 | 229篇 |
2010年 | 189篇 |
2009年 | 164篇 |
2008年 | 218篇 |
2007年 | 193篇 |
2006年 | 195篇 |
2005年 | 178篇 |
2004年 | 169篇 |
2003年 | 162篇 |
2002年 | 104篇 |
2001年 | 97篇 |
2000年 | 65篇 |
1999年 | 51篇 |
1998年 | 39篇 |
1997年 | 39篇 |
1996年 | 39篇 |
1995年 | 34篇 |
1994年 | 31篇 |
1993年 | 23篇 |
1992年 | 23篇 |
1991年 | 15篇 |
1990年 | 12篇 |
1989年 | 7篇 |
1988年 | 3篇 |
1987年 | 3篇 |
1984年 | 1篇 |
1983年 | 1篇 |
1974年 | 1篇 |
1957年 | 1篇 |
排序方式: 共有3369条查询结果,搜索用时 203 毫秒
21.
简要叙述了稠密等离子体聚焦装置作为中子发生器的工作原理,对影响稠密等离子体聚焦装置放电出中子产额及其稳定性的一些因素和改进措施进行了简单讨论.通过使用不同电极形状的场畸变开关很好地提高了焦点装置的运行,使装置输出中子的起伏得到明显的改善.通过对腔内电极的清洁,在不更换气体的条件下,聚焦装置放电出中子产额稳定.The principle of dense plasma focus(DPF) as neutron generator has been investigated in this paper. We have stated briefly some factors that mainly influnce the DPF s neutron yield and some methods improving the stability of neutron yields on the dense plasma focus. It is showed that the fluctuation of DPF output neutron becomes smaller by using different types of field-distortion elements. Over 100 consecutive shots without purging the test gas the neutron yields has no obvious change. 相似文献
22.
A new fluorescent chemosensor with imidazole as ionophore was synthesized by the selective derivation of calixarene, which can effectively recognize Cu2+ and Zn2+ leading to different fluoroscopic behaviors in CH3OH-H2O. This system could be considered as a molecular switch. By modulating the pH of the solution, on-off-on fluorescent switching is carried out upon combinatory addition of acid, base and Cu2+. 相似文献
23.
24.
25.
26.
27.
在道岔缺口超标报警系统中的软件设计 总被引:1,自引:0,他引:1
介绍了SED1335的性能及特点,重点阐述了它在道岔缺口超标报警系统中显示字符、汉字、构建友好界面的软件设计方法,提出了编写液晶显示程序的一些优良算法。 相似文献
28.
Yuji Oie Tatsuya Suda Masayuki Murata Hideo Miyahara 《International Journal of Satellite Communications and Networking》1991,9(5):285-303
One of the most promising approaches for high speed networks for integrated service applications is fast packet switching, or ATM (asynchronous transfer mode). ATM can be characterized by very high speed transmission links and simple, hard-wired protocols within a network. To match the transmission speed of the network links, and to minimize the overhead due to the processing of network protocols, the switching of cells is done in hardware switching fabrics in ATM networks. A number of designs have been proposed for implementing ATM switches. Although many differences exist among the proposals, the vast majority of them are based on self-routeing multistage interconnection networks. This is because of the desirable features of multi-stage interconnection networks such as self-routeing capability and suitability for VLSI implementation. Existing ATM switch architectures can be classified into two major classes: blocking switches, where blockings of cells may occur within a switch when more than one cell contends for the same internal link, and non-blocking switches, where no internal blocking occurs. A large number of techniques have also been proposed to improve the performance of blocking and non-blocking switches. In this paper, we present an extensive survey of the existing proposals for ATM switch architectures, focusing on their performance issues. 相似文献
29.
Broadband packet networks based on asynchronous transfer mode (ATM) are expected to provide a wide range of services, including motion video, voice, data and image. When these networks become prevalent, some applications such as motion video and high-speed LAN interconnections will place a very large bit rate requirement on the channels. Currently, the physical layer supported by the synchronous optical network (SONET) allows the transmission of up to 2.4 Gbit/s with the OC-48 optical interface. However, it is not feasible for the electronic packet switch to route packets at this rate on a single link. In this paper we present a design of a broadband packet switch that uses multiple links in parallel to realize a high-speed channel. This implementation permits the switch to operate at the lower link rate, which can be at 150 Mbit/s, while having the ability to support a virtual circuit at a higher rate (up to 2.4 Gbit/s). The main contribution of the design is that packet sequence on a channel is still maintained even though packets are allowed to use any of the links belonging to the same channel. Besides allowing the switch to function at a slower rate than the transmission channel rate, the implementation of the multilinks benefits from statistical multiplexing gain. Analytical results show the performance advantages of multilink design with respect to delay, throughput and packet loss probability. 相似文献
30.