Laser nanosources based on planar photonic crystals as new platforms for nanophotonic devices

Two-dimensional photonic crystal lasers have been fabricated on III–V semiconductor slabs. Tuning of the spontaneous emission in micro and nanocavities has been achieved by accurate control of the slab thickness. Different structures, some of them of new application to photonic crystal lasers, have been fabricated like the Suzuki-phase or the coupled-cavity ring-like resonators. Laser emission has been obtained by pulsed optical pumping. Optical characterization of the lasing modes have been performed showing one or more laser peaks centred around 1.55 μm. Far field characterization of the emission pattern has been realized showing different patterns depending on the geometrical shape of the structures. These kinds of devices may be used as efficient nanolaser sources for optical communications or optical sensors.     

Broadband Analysis of Holographic Power Combining Circuits

Holography is a promising technique for power combining applications in the frequency range of short millimeter and submillimeter waves. In this paper, quasi-optical holographic power combining circuits are investigated. An equivalent network is utilized which rigorously models horn arrays and biperiodic dielectric structures in order to design computer-generated holograms. We apply the network model to a 5-element quasi-optical power combiner and demonstrate its capability. The hologram is designed for 150 GHz and has an efficiency of 92.5 % with a 90 % bandwidth of 5.3 %. With the aid of a broadband waveguide power divider and a vector field measurement system, the circuit is analyzed.     

超大规模集成电路中互连结构的逻辑模型

本文首次提出一种新观点，超大规模集成电路中互连结构的等效模型应具有层次性，对于底层的电路设计，应将互加看作一种具有分布参数的多端口网络，而对于高层次的模块设计，则应将互连看作一种逻辑元件，基于这种观点，本文提出了一种表格型的逻辑模型，它可以将互连产生的三种主要负效应：串扰、延迟和信号变形人武部考虑在内。     

Energy minimization and design for testability

The problem of fault detection in general combinational circuits is NP-complete. The only previous result on identifying easily testable circuits is due to Fujiwara who gave a polynomial time algorithm for detecting any single stuck fault inK-bounded circuits. Such circuits may only contain logic blocks with no more thanK input lines and the blocks are so connected that there is no reconvergent fanout among them. We introduce a new class of combinational circuits called the (k, K)-circuits and present a polynomial time algorithm to detect any single or multiple stuck fault in such circuits. We represent the circuit as an undirected graphG with a vertex for each gate and an edge between a pair of vertices whenever the corresponding gates have a connection. For a (k, K)-circuit,G is a subgraph of ak-tree, which, by definition, cannot have a clique of size greater thank+1. Basically, this is a restriction on gate interconnections rather than on the function of gates comprising the circuit. The (k, K)-circuits are a generalization of Fujiwara'sK-bounded circuits. Using the bidirectional neural network model of the circuit and the energy function minimization formulation of the fault detection problem, we present a test generation algorithm for single and multiple faults in (k, K)-circuits. This polynomial time aggorithm minimizes the energy function by recursively eliminating the variables.     

群时延精确设计的全差分四阶Bessel滤波器

采用MOS管有源电阻,提出了一种全差分R-MOSFET-C四阶Bessel有源低通滤波器,.通过调节工作于亚阈值区的CMOS管的沟道导纳补偿电阻值的大小,能抵消集成电路制造工艺中电阻值的一致偏差,实现Bessel有源滤波器群时延的精确设计.根据无源滤波器的状态方程完成有源滤波器的综合,应用3.3V,0.5μm CMOS工艺完成了群时延大小为0.75μs的四阶Bessel低通滤波器的管极计算机仿真,仿真结果表明所提电路正确有效,适于全集成.     

大规模集成电路浮栅ROM器件总剂量辐射效应

提出了一种大规模集成电路总剂量效应测试方法:在监测器件和电路功能参数的同时,监测器件功耗电流的变化情况,分析数据错误和器件功耗电流与辐射总剂量的关系.根据该方法利用60Co γ射线进行了浮栅ROM集成电路(AT29C256)总剂量辐照实验,研究了功耗电流和出错数量在不同γ射线剂量率辐照下的总剂量效应,以及参数失效与功能失效时间随辐射剂量率的变化关系,并利用外推实验技术预估了电路在空间低剂量率环境下的失效时间.     

基于MOBILE的JK触发器设计

介绍了一种新型量子逻辑单元电路——单稳双稳转换逻辑单元及其工作原理,在此基础上探讨并设计了以MOBILE为基本单元电路的具有同步置位复位功能的边沿型JK触发器电路,从而丰富了量子电路中触发器的类型     

128×128红外焦平面阵列时序分析与温控电路设计

介绍了微测辐射热计的 12 8× 12 8凝视型非致冷红外热像仪的系统框图 ,论述了一种新型的红外焦平面阵列温控电路设计方案以及读出电路时序的FPGA实现方法 .该方案具有高集成度、高精度、低成本、布线简单等优点 ,为热像仪系统的研制开发提供了设计思想 .     

Modular implementation of efficient self-checking checkers for the Berger code

A technique for designing efficient checkers for conventional Berger code is proposed in this paper. The check bits are derived by partitioning the information bits into two blocks, and then using an addition array to sum the number of 1's in each block. The check bit generator circuit uses a specially designed 4-input 1's counter. Two other types of 1's counters having 2 and 3 inputs are also used to realize checkers for variable length information bits. Several variations of 2-bit adder circuits are used to add the number of 1's. The check bit generator circuit uses gates with fan-in of less than or equal to 4 to simplify implementation in CMOS. The technique achieves significant improvement in gate count as well as speed over existing approaches.     

Thermal Monitoring of Self-Checking Systems

With the increasing power density in integrated systems resulting from scaling down, the occurrence of field failures due to overheating has considerably increased. Faulty operation can be prevented by on-line temperature monitoring. This paper deals with questions of on-line temperature monitoring in safety-critical systems. First the possible temperature sensors are reviewed and basic principles of self-checking systems including such sensors are detailed, then a new temperature sensor cell with extremely good parameters designed especially for DfTT applications is presented. The basic questions of integrating thermal sensors into self-checking systems are also discussed.