全文获取类型
收费全文 | 1543篇 |
免费 | 456篇 |
国内免费 | 368篇 |
专业分类
化学 | 112篇 |
晶体学 | 3篇 |
力学 | 19篇 |
综合类 | 27篇 |
数学 | 19篇 |
物理学 | 589篇 |
无线电 | 1598篇 |
出版年
2024年 | 6篇 |
2023年 | 27篇 |
2022年 | 64篇 |
2021年 | 45篇 |
2020年 | 70篇 |
2019年 | 55篇 |
2018年 | 40篇 |
2017年 | 88篇 |
2016年 | 85篇 |
2015年 | 107篇 |
2014年 | 152篇 |
2013年 | 136篇 |
2012年 | 152篇 |
2011年 | 204篇 |
2010年 | 128篇 |
2009年 | 141篇 |
2008年 | 159篇 |
2007年 | 122篇 |
2006年 | 114篇 |
2005年 | 76篇 |
2004年 | 72篇 |
2003年 | 58篇 |
2002年 | 62篇 |
2001年 | 56篇 |
2000年 | 39篇 |
1999年 | 21篇 |
1998年 | 27篇 |
1997年 | 7篇 |
1996年 | 11篇 |
1995年 | 7篇 |
1994年 | 6篇 |
1993年 | 4篇 |
1992年 | 6篇 |
1991年 | 4篇 |
1990年 | 3篇 |
1989年 | 4篇 |
1988年 | 3篇 |
1987年 | 1篇 |
1986年 | 1篇 |
1985年 | 3篇 |
1984年 | 1篇 |
排序方式: 共有2367条查询结果,搜索用时 15 毫秒
121.
通过将衬底和栅极连接在一起实现了MOSFET的动态阈值,DTMOS与标准的MOSFET相比具有更高的迁移率,在栅极电压升高时DTMOS阈值电压会随之降低,从而获得了比标准的MOSFET大的电流驱动能力。DTMOS是实现低电压、低功耗的一种有效手段。 相似文献
122.
123.
The concept, the present status, key issues and future prospects of a novel hexagonal binary decision diagram (BDD) quantum circuit approach for III–V quantum large-scale integrated circuits (QLSIs) are presented and discussed. In this approach, the BDD logic circuits are implemented on III–V semiconductor-based hexagonal nanowire networks controlled by nanoscale Schottky gates. The hexagonal BDD QLSIs can operate at delay-power products near the quantum limit in the quantum regime as well as in the many-electron classical regime. To demonstrate the feasibility of the present approach, GaAs Schottky wrap gate (WPG)-based single-electron BDD node devices and their integrated circuits were fabricated and their proper operations were confirmed. Selectively grown InGaAs sub-10 nm quantum wires and their hexagonal networks have been investigated to form high-density hexagonal BDD QLSIs operating in the quantum regime at room temperature. 相似文献
124.
Standard IC processes, as well as those involving the use of ionizing radiation, such as x-ray lithography etc., result in
the generation of bulk defects, and interface states in the gate insulator, or underlying substrate, respectively, of insulated
gate field effect transistors. Bulk defects are believed to be present as positively and negatively charged electron and hole
traps, respectively, as well as neutral hole and “large” and “small” neutral electron traps. This paper provides a perspective
of the current state of knowledge about the spatial distributions of large bulk defects, their areal densities, sizes, possible
interrelationships among them, and the special cases of defects created by ion implanted silicon and oxygen, where knock-on
effects have been simulated. It appears that bulk defects may all have their origin in neutral hole traps, (so-called E′ centers)
and that when the insulator thickness is decreased to about 6-7 nm, defects are either no longer present, or, more likely,
are incapable of trapping charge at room temperature because trapped carriers can either tunnel to one of the interfaces,
or be annihilated by a reverse process. It appears possible also that the precursor of the several types of defects only forms
at a “grown” silicon-silicon oxide interface. In theory, this would make it possible to grow defect free insulators by a combination
of deposition and oxidation processes. 相似文献
125.
126.
127.
128.
以NH3和SiH4为反应源气体,采用射频等离子体增强化学气相沉积(RF-PECVD)法在多晶硅(p-Si)衬底上沉积了一系列SiN薄膜,并利用椭圆偏振测厚仪、超高电阻-微电流计、C-V测试仪对所沉积的薄膜作了相关性能测试.系统分析了沉积温度和射频功率对SiN薄膜的相对介电常数、电学性能及界面特性的影响.分析表明,沉积温度和射频功率主要是通过影响SiN薄膜中的Si/N比影响薄膜的性能,在制备高质量的p-Si TFT栅绝缘层用SiN薄膜方面具有重要的参考价值. 相似文献
129.
异质栅非对称Halo SOI MOSFET 总被引:2,自引:1,他引:2
为了抑制异质栅SOI MOSFET的漏致势垒降低效应,在沟道源端一侧引入了高掺杂Halo结构.通过求解二维电势Poisson方程,为新结构器件建立了全耗尽条件下表面势和阈值电压解析模型,并对其性能改进情况进行了研究.结果表明,新结构器件比传统的异质栅SOI MOSFETs能更有效地抑制漏致势垒降低效应,并进一步提高载流子输运效率.新结构器件的漏致势垒降低效应随着Halo区掺杂浓度的增加而减弱,但随Halo区长度非单调变化.解析模型与数值模拟软件MEDICI所得结果高度吻合. 相似文献
130.
Remote interactions between two d-dimensional distributed quantum systems: nonlocal generalized quantum control-NOT gate and entanglement swapping
下载免费PDF全文
![点击此处可从《中国物理》网站下载免费的PDF全文](/ch/ext_images/free.gif)
We present a systematic simple method to implement a generalized quantum control-NOT (CNOT) gate on two d-dimensional distributed systems. First, we show how the nonlocal generalized quantum CNOT gate can be implemented with unity fidelity and unity probability by using a maximally entangled pair of qudits as a quantum channel. We also put forward a scheme for probabilistically implementing the nonlocal operation with unity fidelity by employing a partially entangled qudit pair as a quantum channel. Analysis of the scheme indicates that the use of partially entangled quantum channel for implementing the nonlocal generalized quantum CNOT gate leads to the problem of 'the general optimal information extraction'. We also point out that the nonlocal generalized quantum CNOT gate can be used in the entanglement swapping between particles belonging to distant users in a communication network and distributed quantum computer.[第一段] 相似文献