首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   1294篇
  免费   117篇
  国内免费   17篇
化学   42篇
晶体学   2篇
力学   29篇
综合类   2篇
数学   48篇
物理学   677篇
无线电   628篇
  2024年   4篇
  2023年   6篇
  2022年   13篇
  2021年   10篇
  2020年   17篇
  2019年   13篇
  2018年   20篇
  2017年   37篇
  2016年   70篇
  2015年   35篇
  2014年   105篇
  2013年   61篇
  2012年   56篇
  2011年   91篇
  2010年   75篇
  2009年   91篇
  2008年   96篇
  2007年   78篇
  2006年   66篇
  2005年   61篇
  2004年   50篇
  2003年   49篇
  2002年   50篇
  2001年   35篇
  2000年   36篇
  1999年   29篇
  1998年   32篇
  1997年   34篇
  1996年   21篇
  1995年   25篇
  1994年   11篇
  1993年   11篇
  1992年   6篇
  1991年   10篇
  1990年   3篇
  1989年   8篇
  1988年   6篇
  1985年   2篇
  1984年   2篇
  1983年   2篇
  1976年   1篇
排序方式: 共有1428条查询结果,搜索用时 156 毫秒
991.
Summary Stephany's treatment is not correct since he neglects the friction force proportional to the velocity, which we show to be universal,i.e. present in any mechanism of electric conduction. Moreover his predicted power spectral density is in some cases three orders of magnitude larger than the observed one. Finally, his noise cannot be the true 1/f noise because it should predict a low cut-off of ∼5·10−2 Hz due to the transit time of the electron-linked lattice (ELL) carriers through a distance of 20 μm while no cut-off has been observed down to 10−3 Hz.  相似文献   
992.
报道了微波低噪声异质结赝配HEMT的研究结果。以半绝缘GaAs为衬底,用MBE方法生长异质结材料。采用低应力、低损伤工艺程序,以AuGeNi/Au形成源漏欧姆接触,Al形成栅肖特基势垒接触,聚酰亚胺介质为钝化膜,制成了InGaAs/AlGaAs赝配HEMT。其直流跨导为280mS/mm,在12GHz下,器件最小噪声系数为0.68dB,相关增益为7.0dB。  相似文献   
993.
三电极表面放电型AC—PDP的驱动及灰度噪声   总被引:1,自引:0,他引:1  
本文介绍了普遍应用三电极表面放电型等离子体显示器件的几种可行性驱动方法及中间灰度噪声的处理方法。  相似文献   
994.
GaAs微波功率FET可靠性评价技术研究   总被引:3,自引:1,他引:2  
为了使GaAs微波功率FET更可靠地应用于重要微波系统,选取高可靠器件生产线生产的CS0531型器件进行加速寿命试验,并研制了专用试验设备。观察到器件n因子随着试验时间有增大的趋势,初始低频噪声值与器件突然烧毁有一定的相关性。这一结果表明低频噪声有可能成为未来评价GaAs器件可靠性的一种方法。该器件失效机构激活能2.45eV,为道温度110℃时,10年平均失效率4Fit,平均寿命75137×1011h。  相似文献   
995.
肖圣兵 《信号处理》2002,18(6):574-576
从电话网络语音的特点出发,研究和提出了一种在实环境下利用DSP实现的电话网语音识别方案,通过户外实际环境下的电话语音识别实验,这种方法的有效性得到了验证。  相似文献   
996.
基于空域稀疏性的嵌套MIMO雷达DOA估计算法   总被引:1,自引:0,他引:1  
杨杰  廖桂生 《电子与信息学报》2014,36(11):2698-2704
针对传统MIMO雷达可分辨目标数受限于虚拟阵元数的问题,该文提出一种基于嵌套阵的MIMO雷达阵形设计新方法并改进了相应的稀疏DOA估计算法。首先分析对传统MIMO雷达的虚拟阵元进行嵌套采样给DOA估计性能带来的影响;然后提出嵌套MIMO雷达阵形设计方法,在虚拟阵元数相同的情况下,该阵形比传统阵形分辨更多的目标;最后提出一种基于空域稀疏性的嵌套MIMO雷达改进DOA估计算法,该算法使用噪声子空间加权,在提高分辨率的同时可以有效消除伪峰。仿真结果验证了该文算法的有效性和优越性。  相似文献   
997.
SiGe HBT低噪声放大器的设计与制造   总被引:1,自引:0,他引:1  
该文设计和制作了一款单片集成硅锗异质结双极晶体管(SiGe HBT)低噪声放大器(LNA)。由于放大器采用复合型电阻负反馈结构,所以可灵活调整不同反馈电阻,同时获得合适的偏置、良好的端口匹配和低的噪声系数。基于0.35 m Si CMOS平面工艺制定了放大器单芯片集成的工艺流程。为了进一步降低放大器的噪声系数,在制作放大器中SiGe器件时,采用钛硅合金(TiSi2)来减小晶体管基极电阻。由于没有使用占片面积大的螺旋电感,最终研制出的SiGe HBT LNA芯片面积仅为0.282 mm2。测试结果表明,在工作频带0.2-1.2 GHz内,LNA噪声系数低至2.5 dB,增益高达26.7 dB,输入输出端口反射系数分别小于-7.4 dB和-10 dB。  相似文献   
998.
朱正  任俊彦 《微电子学》2000,30(5):354-358
提出了一种直接实现的一阶全数字锁相环时钟提取电路,通过鉴相窗口拓宽、高倍采样、噪声滤波、输出相位累加器比特泄漏等改进算法,使电路完全能满足AT&T和ITU标准规定的相位拦动传递函数和输入拦动容限的要求。该电路具有简单、实用、通用性好等特点。  相似文献   
999.
We show that, in spatially periodic Hamiltonian systems driven by a time-periodic coordinate-independent (AC) force, the upper energy of the chaotic layer grows unlimitedly as the frequency of the force goes to zero. This remarkable effect is absent in any other physically significant systems. It gives rise to the divergence of the rate of the spatial chaotic transport. We also generalize this phenomenon for the presence of a weak noise and weak dissipation. We demonstrate for the latter case that the adiabatic AC force may greatly accelerate the spatial diffusion and the reset rate at a given threshold.  相似文献   
1000.
This paper presents a single ended low noise amplifier (LNA) using 0.18 μm CMOS process packed and tested on a printed circuit board. The LNA is powered at 1.0 V supply and drains 0.95 mA only. The LNA provides a forward gain of 11.91 dB with a noise figure of only 2.41 dB operating in the 0.9 GHz band. The measured value of IIP3 is 0.7 dBm and of P1dB is −12 dBm. Zhang Liang is currently with Cyrips, Singapore. Ram Singh Rana was born in Delhi (India). Having primary education in Bijepur, Dwarahat(India), he received the B.Tech. (hons.) degree in Computer Engineering from G.B. Pant University, Pantnagar, India in 1988 and the Ph.D degree from the Indian Institute of Techonology (IIT), Delhi, India in 1996. He worked for his Ph.D in the Centre for Applied Research in Electronics, IIT Delhi in close interaction with the Semiconductor Complex Limited, Mohali, India. He was with ESPL, Mohali(India) in 1988 for a very short period and then served IIT Delhi as Senior Research Associate (88-90) and Senior Scientific Officer (90-95) where his main contributions were on CMOS analog IC design in subthreshold operation. He was a Lecturer in the Kumaon Engg. College, Dwarahat (India) before serving the IIT Roorkee (Formerly Univ. of Roorkee) in 1998 as assistant Professor. In 1999, he was a Manager (Engineering), Semiconductor Product Sector of the Motorola, Noida, India. Since joining the Institute of Microelectronics, Singapore in 2000, he worked mostly on RFICs, Fractional-N PLLs, ADCs. During 2001-2004, he worked there as IC Design Research and Training Program Manager. Currently, he is serving the institute as Senior Research Engineer in CMOS IC design (below 1V) for biomedical and bio-sensors. His current interests include design and consultancy for CMOS ICs/systems for the biomedical and high speed communication applications. Dr. Rana received Young Teacher Career Award from the All India Council for Technical Education in 1997. He was an Adjunct Asstt. Professor with the National University of Singapore (NUS), Singapore in 2004. He is sole inventor of two US granted patents and has filed several other patents. He has authored/co-authored about 40 publications. He has been reviewer for several IEEE journals and conference papers. Dr Rana is a senior member of IEEE and a member of Graduate Program in BioEngineering, NUS Singapore. He has chaired /co-chaired sessions in many international conferences. Zhang Liang was born in China in June 1978. He received the Bachelor degree and the Master degree in Electrical Engineering from the Xi’an JiaoTong University, Xi’an, China, in 2000 and 2003 respectively. Since 2003, he has been a postgraduate student in the Electrical and Computer Engineering department, National University of Singapore(NUS), Singapore and has successfully completed M.Engg degree program of the NUS. He is currently working on RFICs as a design engineer in Cyrips, Singapore. His design and research interests include integrated circuit design for communications. He has authored/co-authored several publications of international standard. Hari K Garg obtained his BTech degree in EE from IITDelhi in 1981. Subsequently, he obtained his MEng & PhD degrees from Concordia University in 1983 & 1985, and MBA from Syracuse University in 1985. He was a faculty member at Syracuse University from 1985 till 1995. He has been with the National University of Singapore since 1995 till present with the exception of 1998-1999 when he was with Philips. Hari’s research interests are in the area of digital signal/image processing, wireless communications, coding theory and digital watermarking. He has published extensively on these and related topics. He is also founder of several companies in the space of mobile telephony. In his spare time, Hari enjoys singing and a good game of Squash.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号