全文获取类型
收费全文 | 2309篇 |
免费 | 435篇 |
国内免费 | 310篇 |
专业分类
化学 | 612篇 |
晶体学 | 107篇 |
力学 | 71篇 |
综合类 | 14篇 |
数学 | 54篇 |
物理学 | 622篇 |
无线电 | 1574篇 |
出版年
2024年 | 8篇 |
2023年 | 23篇 |
2022年 | 43篇 |
2021年 | 82篇 |
2020年 | 65篇 |
2019年 | 47篇 |
2018年 | 51篇 |
2017年 | 100篇 |
2016年 | 104篇 |
2015年 | 125篇 |
2014年 | 133篇 |
2013年 | 166篇 |
2012年 | 206篇 |
2011年 | 212篇 |
2010年 | 179篇 |
2009年 | 153篇 |
2008年 | 183篇 |
2007年 | 172篇 |
2006年 | 178篇 |
2005年 | 156篇 |
2004年 | 132篇 |
2003年 | 111篇 |
2002年 | 62篇 |
2001年 | 57篇 |
2000年 | 67篇 |
1999年 | 27篇 |
1998年 | 26篇 |
1997年 | 30篇 |
1996年 | 31篇 |
1995年 | 22篇 |
1994年 | 17篇 |
1993年 | 26篇 |
1992年 | 14篇 |
1991年 | 12篇 |
1990年 | 13篇 |
1989年 | 5篇 |
1988年 | 4篇 |
1987年 | 4篇 |
1984年 | 1篇 |
1983年 | 1篇 |
1982年 | 3篇 |
1975年 | 2篇 |
1974年 | 1篇 |
排序方式: 共有3054条查询结果,搜索用时 343 毫秒
151.
Cadmium sulfide (CdS) films were deposited on rotating substrates by the chemical bath technique. The effects of the rotation speed on the morphological, optical, and structural properties of the films were discussed. A rotating substrate-holder was fabricated such that substrates can be taken out from the bath during the deposition. CdS films were deposited at different deposition times (10, 20, 30, 40 and 50 min) onto Corning glass substrates at different rotation velocities (150, 300, 450, and 600 rpm) during chemical deposition. The chemical bath was composed by CdCl2, KOH, NH4NO3 and CS(NH2)2 as chemical reagents and heated at 75 °C. The results show no critical effects on the band gap energy and the surface roughness of the CdS films when the rotation speed changes. However, a linear increase on the deposition rate with the rotation energy was observed, meanwhile the stoichiometry was strongly affected by the rotation speed, resulting a better 1:1 Cd/S ratio as speed increases. Rotation effects may be of interest in industrial production of CdTe/CdS solar cells. 相似文献
152.
Lech Jó?wiak Author Vitae Miguel Figueroa Author Vitae 《Integration, the VLSI Journal》2010,43(1):1-33
Heterogeneous reconfigurable systems provide drastically higher performance and lower power consumption than traditional CPU-centric systems. Moreover, they do it at much lower costs and shorter times to market than non-reconfigurable hardware solutions. They also provide the flexibility that is often required for the engineering of modern robust and adaptive systems. Due to their heterogeneity, flexibility and potential for highly optimized application-specific instantiation, reconfigurable systems are adequate for a very broad class of applications across different industry sectors. What prevents the reconfigurable system paradigm from a broad proliferation is the lack of adequate development methodologies and electronics design tools for this kind of systems. The ideal would be a seamless compilation of a high-level computation process specification into an optimized mixture of machine code executed on traditional CPU-centric processors and on the application-specific decentralized parallel data-flow-dominated reconfigurable processors and hardware accelerators. Although much research and development in this direction was recently performed, the adequate methodologies and tools necessary to implement this compilation process as an effective and efficient hardware/software co-synthesis flow are unfortunately not yet in place. This paper focuses on the recent developments and development trends in the design methods and synthesis tools for reconfigurable systems. Reconfigurable system synthesis performs two basic tasks: system structure construction and application process mapping on the structure. It is thus more complex than standard (multi-)processor-based system synthesis for software-programmable systems that only involves application mapping. The system structure construction may involve the macro-architecture synthesis, the micro-architecture synthesis, and the actual hardware synthesis. Also, the application process mapping can be more complicated and dynamic in reconfigurable systems. This paper reviews the recent methods and tools for the macro- and micro-architecture synthesis, and for the application mapping of reconfigurable systems. It puts much attention to the relevant and currently hot topic of (re-)configurable application-specific instruction set processors (ASIP) synthesis, and specifically, ASIP instruction set extension. It also discusses the methods and tools for reconfigurable systems involving CPU-centric processors collaborating with reconfigurable hardware sub-systems, for which the main problem is to decide which computation processes should be implemented in software and which in hardware, but the hardware/software partitioning has to account for the hardware sharing by different computation processes and for the reconfiguration processes. The reconfigurable system area is a very promising, but quite a new field, with many open research and development topics. The paper reviews some of the future trends in the reconfigurable system development methods and tools. Finally, the discussion of the paper is summarized and concluded. 相似文献
153.
A. A. Leito R. B. Capaz N. V. Vugman C. E. Bielschowsky 《Journal of Molecular Structure》2002,580(1-3):65-73
Detailed embedded-cluster quantum-chemistry (ROHF, UHF and UMP2) calculations of hyperfine interactions for the F center in KCl, NaCl and LiCl are presented. Our values for the isotropic hyperfine interaction show a good general agreement with experiments. We show that a careful treatment of the lattice environment, local lattice distortion, spin polarization and correlation are important for this good agreement. 相似文献
154.
《Composite Interfaces》2013,20(5):469-478
The effect of carbon fiber textile for flexural reinforcement to deteriorated reinforced concrete floor slab is tested in laboratory by cutting out six specimens from existing structure aged more than 70 years. The repair method between concrete and carbon fiber textile is used as experimental parameter. From the test results, deformation, bond characteristic of carbon fiber textile and the applicability of carbon fiber textiles to flexural reinforcement of floor slabs are discussed. 相似文献
155.
Issuances in the USD 260 Bn global market of perpetual risky debt are often motivated by capital requirements for financial institutions. We analyze callable risky perpetual debt emphasizing an initial protection (‘grace’) period before the debt may be called. The total market value of debt including the call option is expressed as a portfolio of perpetual debt and barrier options with a time dependent barrier. We also analyze how an issuer’s optimal bankruptcy decision is affected by the existence of the call option by using closed-form approximations. The model quantifies the increased coupon and the decreased initial bankruptcy level caused by the embedded option. Examples indicate that our closed form model produces reasonably precise coupon rates compared to numerical solutions. The credit-spread produced by our model is in a realistic order of magnitude compared to market data. 相似文献
156.
Simulated moving bed (SMB) chromatography combines high productivity and high purities with reduced buffer consumption. We have developed a laboratory scale single column SMB (SC-SMB) unit with all four separation zones in one column. Distributors embedded within the chromatographic medium allow introduction and withdrawal of liquid between the zones. This single column unit exhibits homogenous packing in all zones, reduced headspace, less complex tubing, fewer valves, and almost undisturbed plug flow between the separation zones. The separation performance of the column was investigated with two different binary model mixtures. Furthermore, the SC-SMB unit is operated with a modified AKTA Explorer workstation, which has been specifically developed for the handling of biological fluids. 相似文献
157.
Ball bonding of metallized silicon substrates has been simulated by microindentation, with a hemispherical diamond indentor,
of (100) silicon wafers that contained aluminum film layers. The indentation loads varied up to 35N and the thickest aluminum film, composed of four layers, was 100 × 10-6 m. The radial cracks in the silicon, beneath the aluminum film, were measured as a function of indentation load and aluminum
film thickness, and compared to that of unmetallized silicon. The crack lengths have been used to determine the fracture toughness,K
c = 24.4 ± 4.9 MPam0.5, which is twice the value obtained by Vickers indentation experiments. A model describing the relationship between the film
thickness versus the radial crack length is presented. 相似文献
158.
TAN Dapeng LI Peiyu PAN Xiaohong 《电子学报:英文版》2008,(4):607-610
Aiming at poor self-adapting performance of Industry monitoring network (IMN) based on server/client mode, an intelligent IMN architecture realization method based on Universal plug and play (UPnP) was put forward. According to field distribution condition and running characteristics of industrial devices, topological IMN model centralized UPnP was established. Combining embedded system technology, monitoring information interaction mechanism was designed using signal communication method, and intelligent management for IMN was realized by the key data structures of Parameter configuration table (PCT) and Control device node (CDN). Industrial experiments prove that this method can realize the anticipated functions of seamless link, zero-configuration and self-recognition. 相似文献
159.
Placement of Substrate Contacts to Minimize Substrate Noise in Mixed-Signal Integrated Circuits 总被引:1,自引:0,他引:1
Radu M. Secareanu Scott Warner Scott Seabridge Cathie Burke Thomas E. Watrobski Christopher Morton William Staub Thomas Tellier Eby G. Friedman 《Analog Integrated Circuits and Signal Processing》2001,28(3):253-264
The placement of substrate contacts in epi and non-epi technologies is analyzed in order to control and reduce the substrate noise amplitude and spreading. The choice of small or large substrate contacts or rings for each of the two major technologies is highlighted. Design guidelines for placing substrate contacts so as to improve the noise immunity of digital circuits in mixed-signal smart-power systems are also presented. 相似文献
160.
Jonathan R. Haigh Author Vitae Lawrence T. Clark Author Vitae 《Integration, the VLSI Journal》2008,41(4):509-523
A fast low power four-way set-associative translation lookaside buffer (TLB) is proposed. The proposed TLB allows single clock phase accesses at clock frequencies above 1 GHz. Comparisons to a conventional fully associative CAM tagged TLB, which is the type most commonly used in embedded processors, with the same number of entries on a 65 nm low standby power process show that the proposed design has 28% lower delay and up to 50% lower energy delay product. Unlike previous set-associative TLBs, which replicate the TLB to support multiple page sizes, multiple page sizes are supported on a way-by-way basis. Alternative conventional CAM tagged and set-associative TLBs are investigated with regard to access latency, power dissipation and hit rates. 相似文献