全文获取类型
收费全文 | 3435篇 |
免费 | 397篇 |
国内免费 | 743篇 |
专业分类
化学 | 49篇 |
力学 | 9篇 |
综合类 | 61篇 |
数学 | 56篇 |
物理学 | 396篇 |
无线电 | 4004篇 |
出版年
2024年 | 15篇 |
2023年 | 31篇 |
2022年 | 38篇 |
2021年 | 56篇 |
2020年 | 62篇 |
2019年 | 55篇 |
2018年 | 64篇 |
2017年 | 86篇 |
2016年 | 100篇 |
2015年 | 113篇 |
2014年 | 219篇 |
2013年 | 305篇 |
2012年 | 164篇 |
2011年 | 255篇 |
2010年 | 234篇 |
2009年 | 265篇 |
2008年 | 320篇 |
2007年 | 304篇 |
2006年 | 312篇 |
2005年 | 243篇 |
2004年 | 238篇 |
2003年 | 184篇 |
2002年 | 174篇 |
2001年 | 150篇 |
2000年 | 129篇 |
1999年 | 85篇 |
1998年 | 58篇 |
1997年 | 43篇 |
1996年 | 50篇 |
1995年 | 50篇 |
1994年 | 32篇 |
1993年 | 43篇 |
1992年 | 22篇 |
1991年 | 16篇 |
1990年 | 16篇 |
1989年 | 10篇 |
1988年 | 14篇 |
1987年 | 4篇 |
1986年 | 1篇 |
1985年 | 4篇 |
1984年 | 4篇 |
1983年 | 4篇 |
1982年 | 1篇 |
1981年 | 1篇 |
1977年 | 1篇 |
排序方式: 共有4575条查询结果,搜索用时 15 毫秒
41.
Energy minimization and design for testability 总被引:6,自引:0,他引:6
Srimat T. Chakradhar Vishwani D. Agrawal Michael L. Bushnell 《Journal of Electronic Testing》1994,5(1):57-66
The problem of fault detection in general combinational circuits is NP-complete. The only previous result on identifying easily testable circuits is due to Fujiwara who gave a polynomial time algorithm for detecting any single stuck fault inK-bounded circuits. Such circuits may only contain logic blocks with no more thanK input lines and the blocks are so connected that there is no reconvergent fanout among them. We introduce a new class of combinational circuits called the (k, K)-circuits and present a polynomial time algorithm to detect any single or multiple stuck fault in such circuits. We represent the circuit as an undirected graphG with a vertex for each gate and an edge between a pair of vertices whenever the corresponding gates have a connection. For a (k, K)-circuit,G is a subgraph of ak-tree, which, by definition, cannot have a clique of size greater thank+1. Basically, this is a restriction on gate interconnections rather than on the function of gates comprising the circuit. The (k, K)-circuits are a generalization of Fujiwara'sK-bounded circuits. Using the bidirectional neural network model of the circuit and the energy function minimization formulation of the fault detection problem, we present a test generation algorithm for single and multiple faults in (k, K)-circuits. This polynomial time aggorithm minimizes the energy function by recursively eliminating the variables. 相似文献
42.
群时延精确设计的全差分四阶Bessel滤波器 总被引:1,自引:0,他引:1
采用MOS管有源电阻,提出了一种全差分R-MOSFET-C四阶Bessel有源低通滤波器,.通过调节工作于亚阈值区的CMOS管的沟道导纳补偿电阻值的大小,能抵消集成电路制造工艺中电阻值的一致偏差,实现Bessel有源滤波器群时延的精确设计.根据无源滤波器的状态方程完成有源滤波器的综合,应用3.3V,0.5μm CMOS工艺完成了群时延大小为0.75μs的四阶Bessel低通滤波器的管极计算机仿真,仿真结果表明所提电路正确有效,适于全集成. 相似文献
43.
44.
采用了TSMC0.35μm CMOS工艺实现了可用于SONET/SDH2.5Gb/s和3.125Gb/s速率级光纤通信系统的限幅放大器。通过在芯片测试其最小输入动态范围可达8mVp—p,单端输出摆幅为400mVp-p,功耗250mW,含信号丢失检测功能,可以满足商用化光纤通信系统的使用标准。 相似文献
45.
46.
47.
128×128红外焦平面阵列时序分析与温控电路设计 总被引:8,自引:0,他引:8
介绍了微测辐射热计的 12 8× 12 8凝视型非致冷红外热像仪的系统框图 ,论述了一种新型的红外焦平面阵列温控电路设计方案以及读出电路时序的FPGA实现方法 .该方案具有高集成度、高精度、低成本、布线简单等优点 ,为热像仪系统的研制开发提供了设计思想 . 相似文献
48.
A technique for designing efficient checkers for conventional Berger code is proposed in this paper. The check bits are derived by partitioning the information bits into two blocks, and then using an addition array to sum the number of 1's in each block. The check bit generator circuit uses a specially designed 4-input 1's counter. Two other types of 1's counters having 2 and 3 inputs are also used to realize checkers for variable length information bits. Several variations of 2-bit adder circuits are used to add the number of 1's. The check bit generator circuit uses gates with fan-in of less than or equal to 4 to simplify implementation in CMOS. The technique achieves significant improvement in gate count as well as speed over existing approaches. 相似文献
49.
V. Székely M. Rencz J.M. Karam M. Lubaszewski B. Courtois 《Journal of Electronic Testing》1998,12(1-2):81-92
With the increasing power density in integrated systems resulting from scaling down, the occurrence of field failures due to overheating has considerably increased. Faulty operation can be prevented by on-line temperature monitoring. This paper deals with questions of on-line temperature monitoring in safety-critical systems. First the possible temperature sensors are reviewed and basic principles of self-checking systems including such sensors are detailed, then a new temperature sensor cell with extremely good parameters designed especially for DfTT applications is presented. The basic questions of integrating thermal sensors into self-checking systems are also discussed. 相似文献
50.
M. Nicolaidis 《Journal of Electronic Testing》1991,1(4):257-273
It has been noted by several authors that the classical stuck-at logical fault model might not be an appropriate representation of certain real failures occurring in integrated circuits. Shorts are an important class of such faults. This article gives a detailed analysis of the effects of shorts in self-checking circuits and proposes techniques for dealing with them. More precisely, we show that, unlike other faults such as stuck-at, stuck-on, and stuck-open—which produce only single errors in the place they occur—shorts can produce double errors on the two shorted lines. In particular, feedback shorts can produce double errors on the two shorted lines. The double error is unidirectional for some feedback shorts and non-unidirectional for some others. Furthermore, in some technologies (e.g., CMOS), non-feedback shorts can also produce double non-unidirectional errors. We also show that unlike stuck-at, stuck-on, and stuck-open faults, redundant shorts can destroy the SFS property. Then we propose several techniques for coping with these problems and we illustrate the results by circuit implementation examples.The present study is given for NMOS and CMOS circuits but we show that it is valid for any other technology. 相似文献