全文获取类型
收费全文 | 206530篇 |
免费 | 20398篇 |
国内免费 | 15692篇 |
专业分类
化学 | 98498篇 |
晶体学 | 2056篇 |
力学 | 8906篇 |
综合类 | 673篇 |
数学 | 17015篇 |
物理学 | 61432篇 |
无线电 | 54040篇 |
出版年
2024年 | 567篇 |
2023年 | 3259篇 |
2022年 | 4645篇 |
2021年 | 5797篇 |
2020年 | 5633篇 |
2019年 | 5135篇 |
2018年 | 5008篇 |
2017年 | 4649篇 |
2016年 | 6767篇 |
2015年 | 6871篇 |
2014年 | 8650篇 |
2013年 | 12269篇 |
2012年 | 13582篇 |
2011年 | 14449篇 |
2010年 | 10774篇 |
2009年 | 10935篇 |
2008年 | 11909篇 |
2007年 | 11198篇 |
2006年 | 10599篇 |
2005年 | 9363篇 |
2004年 | 7420篇 |
2003年 | 6277篇 |
2002年 | 5801篇 |
2001年 | 6528篇 |
2000年 | 5394篇 |
1999年 | 4869篇 |
1998年 | 3980篇 |
1997年 | 3661篇 |
1996年 | 3446篇 |
1995年 | 3126篇 |
1994年 | 2757篇 |
1993年 | 2461篇 |
1992年 | 2600篇 |
1991年 | 2443篇 |
1990年 | 2144篇 |
1989年 | 1703篇 |
1988年 | 1510篇 |
1987年 | 1329篇 |
1986年 | 1193篇 |
1985年 | 1349篇 |
1984年 | 1230篇 |
1983年 | 882篇 |
1982年 | 834篇 |
1981年 | 745篇 |
1980年 | 649篇 |
1979年 | 725篇 |
1978年 | 737篇 |
1977年 | 731篇 |
1976年 | 633篇 |
1974年 | 567篇 |
排序方式: 共有10000条查询结果,搜索用时 0 毫秒
11.
12.
Chong D. Y. R. Lim B. K. Rebibis K. J. Pan S. J. Sivalingam K. Kapoor R. Sun A. Y. S. Tan H. B. 《Advanced Packaging, IEEE Transactions on》2006,29(4):674-682
The recent advancement in high- performance semiconductor packages has been driven by the need for higher pin count and superior heat dissipation. A one-piece cavity lid flip chip ball grid array (BGA) package with high pin count and targeted reliability has emerged as a popular choice. The flip chip technology can accommodate an I/O count of more than five hundreds500, and the die junction temperature can be reduced to a minimum level by a metal heat spreader attachment. None the less, greater expectations on these high-performance packages arose such as better substrate real estate utilization for multiple chips, ease in handling for thinner core substrates, and improved board- level solder joint reliability. A new design of the flip chip BGA package has been looked into for meeting such requirements. By encapsulating the flip chip with molding compound leaving the die top exposed, a planar top surface can be formed. A, and a flat lid can then be mounted on the planar mold/die top surface. In this manner the direct interaction of the metal lid with the substrate can be removed. The new package is thus less rigid under thermal loading and solder joint reliability enhancement is expected. This paper discusses the process development of the new package and its advantages for improved solder joint fatigue life, and being a multichip package and thin core substrate options. Finite-element simulations have been employed for the study of its structural integrity, thermal, and electrical performances. Detailed package and board-level reliability test results will also be reported 相似文献
13.
We consider the problem of estimating an unknown deterministic parameter vector in a linear model with a random model matrix, with known second-order statistics. We first seek the linear estimator that minimizes the worst-case mean-squared error (MSE) across all parameter vectors whose (possibly weighted) norm is bounded above. We show that the minimax MSE estimator can be found by solving a semidefinite programming problem and develop necessary and sufficient optimality conditions on the minimax MSE estimator. Using these conditions, we derive closed-form expressions for the minimax MSE estimator in some special cases. We then demonstrate, through examples, that the minimax MSE estimator can improve the performance over both a Baysian approach and a least-squares method. We then consider the case in which the norm of the parameter vector is also bounded below. Since the minimax MSE approach cannot account for a nonzero lower bound, we consider, in this case, a minimax regret method in which we seek the estimator that minimizes the worst-case difference between the MSE attainable using a linear estimator that does not know the parameter vector, and the optimal MSE attained using a linear estimator that knows the parameter vector. For analytical tractability, we restrict our attention to the scalar case and develop a closed-form expression for the minimax regret estimator. 相似文献
14.
IP网络实施QoS的策略分析 总被引:2,自引:0,他引:2
介绍了衡量IP QoS的技术指标和业务等级的划分,提出了IP网络中QoS的实施建议。 相似文献
15.
A simple template‐free high‐temperature evaporation method was developed for the growth of crystalline Si microtubes for the first time. As‐grown Si microtubes were characterized using X‐ray diffraction, scanning electron microscopy, transmission electron microscopy, and room‐temperature photoluminescence. The lengths of the Si tubes can reach several hundreds of micrometers; some of them have lengths on the order of millimeters. Each tube has a uniform outer diameter along its entire length, and the typical outer diameter is ≈ 2–3 μm. Most of the tubes have a wall thickness of ≈ 400–500 nm, though a considerable number of them exhibit a very thin wall thickness of ≈ 50 nm. Room‐temperature photoluminescence measurement shows the as‐synthesized Si microtubes have two strong emission peaks centered at ≈ 589 nm and ≈ 617 nm and a weak emission peak centered at ≈ 455 nm. A possible mechanism for the formation of these Si tubes is proposed. We believe that the present discovery of the crystalline Si microtubes will promote further experimental studies on their physical properties and smart applications. 相似文献
16.
人工智能的原理及应用 总被引:7,自引:0,他引:7
介绍了人工智能的发展,并对改进的神经网络专家系统的优越性做了介绍,指出了神经网络专家系统广阔的应用前景及实现。 相似文献
17.
We consider the effect of multiple fibers on wavelength division multiplexing networks without wavelength conversion. We study networks with dynamic wavelength routing and develop accurate analytical models to compare various possible options using single- and multiple-fiber networks. We use results of an analytical model and simulation-based studies to evaluate the blocking performance and cost of multifiber networks. The number of fibers required providing high performance in multifiber networks and their costs are compared. A case is made for using multiple fibers in each link with fewer wavelengths instead of using a single fiber with many wavelengths. In particular, we show that a network with four fibers per link and with four wavelengths on each fiber without any wavelength conversion on any node yields similar same performance as the networks with one fiber per link and 16 wavelengths per fiber on each link and with full wavelength conversion capability on all nodes. In addition, the multifiber network may also offer the cost advantage depending on the relative cost of components. We develop a parametric cost model to show that multiple fibers in each link are an attractive option. Finally, such multifiber networks also has fault tolerance, with respect to a single fiber failure, already built into the system. 相似文献
18.
Shi-Jin Ding Hang Hu Lim H.F. Kim S.J. Yu X.F. Chunxiang Zhu Li M.F. Byung Jin Cho Chan D.S.H. Rustagi S.C. Yu M.B. Chin A. Dim-Lee Kwong 《Electron Device Letters, IEEE》2003,24(12):730-732
For the first time, we successfully fabricated and demonstrated high performance metal-insulator-metal (MIM) capacitors with HfO/sub 2/-Al/sub 2/O/sub 3/ laminate dielectric using atomic layer deposition (ALD) technique. Our data indicates that the laminate MIM capacitor can provide high capacitance density of 12.8 fF//spl mu/m/sup 2/ from 10 kHz up to 20 GHz, very low leakage current of 3.2 /spl times/ 10/sup -8/ A/cm/sup 2/ at 3.3 V, small linear voltage coefficient of capacitance of 240 ppm/V together with quadratic one of 1830 ppm/V/sup 2/, temperature coefficient of capacitance of 182 ppm//spl deg/C, and high breakdown field of /spl sim/6 MV/cm as well as promising reliability. As a result, the HfO/sub 2/-Al/sub 2/O/sub 3/ laminate is a very promising candidate for next generation MIM capacitor for radio frequency and mixed signal integrated circuit applications. 相似文献
19.
The hydrogenated poly-silicon germanium (poly-SiGe:H) epitaxial film has been investigated using gold-induced lateral crystallization (Au-ILC) technology on a-SiGe:H layers at 10-h 350/spl deg/C annealing temperature and 60-sccm hydrogen (H/sub 2/) content. Using this optimal condition, the growth rate of the induced Au was as large as 15.9 /spl mu/m/h. With a low annealing temperature (/spl les/400/spl deg/C) and large growth rate, this novel technology will be noticeably useful for poly-SiGe:H pin IR-sensing fabrication on a conventional precoated indium tin oxide (ITO)-glass substrate. Under a 1-/spl mu/W IR-LED incident light (with peak wave length at 710 nm) and at a 5-V biased voltage, the poly-SiGe:H pin IR sensor developed by the Au-ILC technology, i.e., an Al (anode)/n poly-SiGe:H/i poly-SiGe:H/p poly-SiGe:H/ITO (cathode)/glass-substrate structure allowed for maximum optical gain and response speed. The optical gains and the response speeds were almost 600 and 130%, respectively, better than that of a traditional pin type. Meanwhile, the FWHM of a poly-SiGe:H pin sensor with Au-ILC technology was reduced from 280 to 150 nm. This reveals excellent IR-sensing selectivity. These IR-sensing trials demonstrated again that the proposed Au-ILC technology has very useful application in the field of low cost integrated circuits on optoelectronic applications. 相似文献
20.
Takauchi H. Tamura H. Matsubara S. Kibune M. Doi Y. Chiba T. Anbutsu H. Yamaguchi H. Mori T. Takatsu M. Gotoh K. Sakai T. Yamamura T. 《Solid-State Circuits, IEEE Journal of》2003,38(12):2094-2100
We describe a CMOS multichannel transceiver that transmits and receives 10 Gb/s per channel over balanced copper media. The transceiver consists of two identical 10-Gb/s modules. Each module operates off a single 1.2-V supply and has a single 5-GHz phase-locked loop to supply a reference clock to two transmitter (Tx) channels and two receiver (Rx) channels. To track the input-signal phase, the Rx channel has a clock recovery unit (CRU), which uses a phase-interpolator-based timing generator and digital loop filter. The CRU can adjust the recovered clock phase with a resolution of 1.56 ps. Two sets of two-channel transceiver units were fabricated in 0.11-/spl mu/m CMOS on a single test chip. The transceiver unit size was 1.6 mm /spl times/ 2.6 mm. The Rx sensitivity was 120-mVp-p differential with a 70-ps phase margin for a common-mode voltage ranging from 0.6 to 1.0 V. The evaluated jitter tolerance curve met the OC-192 specification. 相似文献