首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   77849篇
  免费   12517篇
  国内免费   1655篇
化学   58511篇
晶体学   585篇
力学   1486篇
综合类   11篇
数学   4647篇
物理学   9513篇
无线电   17268篇
  2023年   368篇
  2022年   364篇
  2021年   912篇
  2020年   2300篇
  2019年   3629篇
  2018年   1868篇
  2017年   1453篇
  2016年   4703篇
  2015年   4625篇
  2014年   4885篇
  2013年   6302篇
  2012年   5607篇
  2011年   5036篇
  2010年   4681篇
  2009年   4697篇
  2008年   4922篇
  2007年   4271篇
  2006年   3792篇
  2005年   3853篇
  2004年   3329篇
  2003年   2957篇
  2002年   3482篇
  2001年   2532篇
  2000年   2325篇
  1999年   1114篇
  1998年   651篇
  1997年   663篇
  1996年   658篇
  1995年   550篇
  1994年   525篇
  1993年   497篇
  1992年   479篇
  1991年   399篇
  1990年   323篇
  1989年   276篇
  1988年   260篇
  1987年   206篇
  1986年   155篇
  1985年   231篇
  1984年   185篇
  1983年   152篇
  1982年   183篇
  1981年   153篇
  1980年   132篇
  1979年   127篇
  1978年   146篇
  1977年   140篇
  1976年   138篇
  1975年   145篇
  1973年   143篇
排序方式: 共有10000条查询结果,搜索用时 328 毫秒
81.
From its foundation until 2004, ETRI has registered over 1,000 US patents. This letter analyzes the characteristics of these patents and addresses the explanatory factors affecting their citation counts. For explanatory variables, research team related variables, invention specific variables, and geographical domain related variables are suggested. Zero‐altered count data models are used to test the impact of independent variables. A key finding is that technological cumulativeness, the scale of invention, outputs in the electronic field, and the degree of dependence on the US technology domain positively affect the citation counts of ETRI‐invented US patents. The magnitude of international presence appears to negatively affect the citation counts of ETRI‐invented US patents.  相似文献   
82.
Solder joints are generated using a variety of methods to provide both mechanical and electrical connection for applications such as flip-chip, wafer level packaging, fine pitch, ball-grid array, and chip scale packages. Solder joint shape prediction has been incorporated as a key tool to aid in process development, wafer level and package level design and development, assembly, and reliability enhancement. This work demonstrates the application of an analytical model and the Surface Evolver software in analyzing a variety of solder processing methods and package types. Bump and joint shape prediction was conducted for the design of wafer level bumping, flip-chip assembly, and wafer level packaging. The results from the prediction methodologies are validated with experimentally measured geometries at each level of design.  相似文献   
83.
A route to synthesize ZSM‐5 crystals with a bimodal micro/mesoscopic pore system has been developed in this study; the successful incorporation of the mesopores within the ZSM‐5 structure was performed using tetrapropylammonium hydroxide (TPAOH)‐impregnated mesoporous materials containing carbon nanotubes in the pores, which were encapsulated in the ZSM‐5 crystals during a solid rearrangement process within the framework. Such mesoporous ZSM‐5 zeolites can be readily obtained as powders, thin films, or monoliths.  相似文献   
84.
For the first time, we successfully fabricated and demonstrated high performance metal-insulator-metal (MIM) capacitors with HfO/sub 2/-Al/sub 2/O/sub 3/ laminate dielectric using atomic layer deposition (ALD) technique. Our data indicates that the laminate MIM capacitor can provide high capacitance density of 12.8 fF//spl mu/m/sup 2/ from 10 kHz up to 20 GHz, very low leakage current of 3.2 /spl times/ 10/sup -8/ A/cm/sup 2/ at 3.3 V, small linear voltage coefficient of capacitance of 240 ppm/V together with quadratic one of 1830 ppm/V/sup 2/, temperature coefficient of capacitance of 182 ppm//spl deg/C, and high breakdown field of /spl sim/6 MV/cm as well as promising reliability. As a result, the HfO/sub 2/-Al/sub 2/O/sub 3/ laminate is a very promising candidate for next generation MIM capacitor for radio frequency and mixed signal integrated circuit applications.  相似文献   
85.
The hydrogen annealing process has been used to improve surface roughness of the Si-fin in CMOS FinFETs for the first time. Hydrogen annealing was performed after Si-fin etch and before gate oxidation. As a result, increased saturation current with a lowered threshold voltage and a decreased low-frequency noise level over the entire range of drain current have been attained. The low-frequency noise characteristics indicate that the oxide trap density is reduced by a factor of 3 due to annealing. These results suggest that hydrogen annealing is very effective for improving device performance and for attaining a high-quality surface of the etched Si-fin.  相似文献   
86.
The probing of the micromechanical properties within a two‐dimensional polymer structure with sixfold symmetry fabricated via interference lithography reveals a nonuniform spatial distribution in the elastic modulus “imprinted” with an interference pattern in work reported by Tsukruk, Thomas, and co‐workers on p. 1324. The image prepared by M. Lemieux and T. Gorishnyy shows how the interference pattern is formed by three laser beams and is transferred to the solid polymer structure. The elastic and plastic properties within a two‐dimensional polymer (SU8) structure with sixfold symmetry fabricated via interference lithography are presented. There is a nonuniform spatial distribution in the elastic modulus, with a higher elastic modulus obtained for nodes (brightest regions in the laser interference pattern) and a lower elastic modulus for beams (darkest regions in the laser interference pattern) of the photopatterned films. We suggest that such a nonuniformity and unusual plastic behavior are related to the variable material properties “imprinted” by the interference pattern.  相似文献   
87.
Selective epitaxial growth (SEG) of silicon has attracted considerable attention for its good electrical properties and advantages in building microstructures in high‐density devices. However, SEG problems, such as an unclear process window, selectivity loss, and nonuniformity have often made application difficult. In our study, we derived processing diagrams for SEG from thermodynamics on gas‐phase reactions so that we could predict the SEG process zone for low pressure chemical vapor deposition. In addition, with the help of both the concept of the effective supersaturation ratio and three kinds of E‐beam patterns, we evaluated and controlled selectivity loss and nonuniformity in SEG, which is affected by the loading effect. To optimize the SEG process, we propose two practical methods: One deals with cleaning the wafer, and the other involves inserting dummy active patterns into the wide insulator to prevent the silicon from nucleating.  相似文献   
88.
A new topology for a photonic signal processor, which overcomes the basic recursive frequency response problem that limits the passband range, is presented. The structure is based on a new multiple-wavelength offset-cavity structure that is cascaded with a series of unbalanced delay line structures. This not only can synthesize a very narrow notch response with good shape factor but also permits a multifold extension of the free spectral range (FSR) and passband width. Results on the interference mitigation filter demonstrate a stopband of 1% of center frequency and a fourfold increase in the FSR and passband width, while also having a very small shape factor, in excellent agreement with predictions.  相似文献   
89.
We have demonstrated the transmission performance of 10-Gb/s transmitters based on LiNbO/sub 3/ modulator using semiconductor optical amplifiers (SOAs) as booster amplifiers. Utilizing the negative chirp converted in SOAs and self-phase modulation induced by high optical power, we can successfully transmit 10-Gb/s optical signals over 80 km through the standard single-mode fiber with the transmitter using SOAs as booster amplifiers. SOAs can be used for booster amplifiers with a careful adjustment of the operating conditions. In order to further understand an SOA's characteristics as a booster amplifier, we model SOAs and other subsystems to verify the experimental results. Based on the good agreement between the experimental and simulation results, we can find the appropriate parameters of input signals for SOAs, such as extinction ratio, rising/falling time, and chirp parameter to maximize output dynamic range and available maximum output power (P/sub o,max/).  相似文献   
90.
There have been a lot of works to avoid retransmission timeout (RTO) of transmission control protocol (TCP) that takes place in an unnecessary situation. However, most current TCP implementations, even if selective acknowledgment (SACK) option is used, do not have a mechanism to detect a lost retransmission and avoid subsequent RTO. In this letter, we propose a simple modification that enables a TCP sender using SACK option to detect a lost retransmission, which is called TCP SACK+ in simple. We use a stochastic model to evaluate the performance of TCP SACK+. Numerical results evaluated by simulations show that TCP SACK+ improves the loss recovery of TCP SACK significantly in presence of random losses.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号