首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   236719篇
  免费   2230篇
  国内免费   654篇
化学   110930篇
晶体学   3651篇
力学   8000篇
综合类   11篇
数学   19221篇
物理学   63467篇
无线电   34323篇
  2020年   1959篇
  2019年   2112篇
  2018年   2490篇
  2017年   2572篇
  2016年   3860篇
  2015年   2339篇
  2014年   3886篇
  2013年   9834篇
  2012年   6924篇
  2011年   8497篇
  2010年   6264篇
  2009年   6577篇
  2008年   8296篇
  2007年   8532篇
  2006年   8221篇
  2005年   7558篇
  2004年   6947篇
  2003年   6523篇
  2002年   6207篇
  2001年   7535篇
  2000年   5916篇
  1999年   4708篇
  1998年   3887篇
  1997年   3873篇
  1996年   3707篇
  1995年   3488篇
  1994年   3377篇
  1993年   3215篇
  1992年   3899篇
  1991年   3794篇
  1990年   3668篇
  1989年   3538篇
  1988年   3466篇
  1987年   3163篇
  1986年   2989篇
  1985年   3699篇
  1984年   3722篇
  1983年   2954篇
  1982年   3024篇
  1981年   3030篇
  1980年   2823篇
  1979年   3083篇
  1978年   3082篇
  1977年   3150篇
  1976年   2989篇
  1975年   2688篇
  1974年   2627篇
  1973年   2585篇
  1972年   1806篇
  1968年   1781篇
排序方式: 共有10000条查询结果,搜索用时 0 毫秒
101.
An optimal design for the RLSA (radial line slot array) antenna useful for DBS reception is presented. Classical geometries and structures given in the literature are first used. It is found that in some cases these are not suitable. So, optimization techniques by using the right objective functions have been applied. Two different methods were developed and three antennas were designed. Numerical results and comparisons with other similar antennas give the advantages of our design  相似文献   
102.
Dynamic Programming (DP) applies to many signal and image processing applications including boundary following, the Viterbi algorithm, dynamic time warping, etc. This paper presents an array processor implementation of generic dynamic programming. Our architecture is a SIMD array attached to a host computer. The processing element of the architecture is based on an ASIC design opting for maximum speed-up. By adopting a torus interconnection network, a dual buffer structure, and a multilevel pipeline, the performance of the DP chip is expected to reach the order of several GOPS. The paper discusses both the dedicated hardware design and the data flow control of the DP chip and the total array.This work was supported in part by the NATO, Scientific and Environmental Affairs Division, Collaborative Research Grant SA.5-2-05(CRG.960201)424/96/JARC-501.  相似文献   
103.
A discrete time domain model for the LCC-type parallel resonant power converter has been derived. This model has been used to predict the large signal behavior of the power converter. The peak component stresses and the dynamic response of the key state variables, as obtained from the large signal analysis, using PRO-MATLAB software are plotted. SPICE results are included to verify the analytical results. Experimental results are also presented to verify the theory  相似文献   
104.
The authors describe a scalable neural system, HyperNet, based on a probabilistic RAM-based architecture and using a custom VLSI IC. A system using five HyperNet VLSI ICs and capable of realising up to 10240 neurons has been designed, manufactured and demonstrated to have the potential to learn more than three orders of magnitude faster than simulations on current workstations  相似文献   
105.
This paper describes new techniques for the simulation and power distribution synthesis of mixed analog/digital integrated circuits considering the parasitic coupling of noise through the common substrate. By spatially discretizing a simplified form of Maxwell's equations, a three-dimensional linear mesh model of the substrate is developed. For simulation, a macromodel of the fine substrate mesh is formulated and a modified version of SPICE3 is used to simulate the electrical circuit coupled with the macromodel. For synthesis, a coarse substrate mesh, and interconnect models are used to couple linear macromodels of circuit functional blocks. Asymptotic Waveform Evaluation (AWE) is used to evaluate the electrical behavior of the network at every iteration in the synthesis process. Macromodel simulations are significantly faster than device level simulations and compare accurately to measured results. Synthesis results demonstrate the critical need to constrain substrate noise and simultaneously optimize power bus geometry and pad assignment to meet performance targets  相似文献   
106.
Reported here are the results on level and structure of the radiated field of an open resonator at and off resonance. On the basis of the modelling problem rigorous solution and the measurements at 4-millimeter wavelength we find there are no ways to compensate the radiated field from an open electromagnetic structure at resonance. Analysis of open resonator excitation efficiency shows that the mismatch loss of a slot-fed open resonator runs to 34% while at the aperture-feed excitation this is not more than 6% for the same-geometry resonator.  相似文献   
107.
Dielectric resonators (DR's) are widely used in telecommunication systems. A method is proposed here to find the resonant frequency and field distribution in a substrate-mounted DR structure. The field of a dielectric rod has been decomposed into a combination of guided modes with unknown coefficients and an unknown continuous spectrum of radiation field. The unknowns are then obtained by applying two generalized impedance boundary conditions (GIBC's) representing the substrate and air layers at the top and bottom of the DR. This leads to the calculation of the total (guided+radiation) field as well as the resonant frequency of the structure  相似文献   
108.
109.
The guest editors talk a little about haptic interfaces and give an overview of the articles for this special issue.  相似文献   
110.
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号