Condensation of all-cis-tetraphenylcyclotetrasiloxanetetraol in ammonia: new method for preparation of ladder-like polyphenylsilsesquioxanes

1. Download : Download high-res image (68KB)
2. Download : Download full-size image

     

Synthesis and antimycobacterial activity of purine conjugates with (S)-lysine and (S)-ornithine

1. Download high-res image (115KB)
2. Download full-size image

     

Reliable eye-diagram analysis of data links via device macromodels

This paper addresses the impact of device macromodels on the accuracy of signal integrity and performance predictions for critical digital interconnecting systems. It exploits nonlinear parametric models for both single-ended and differential devices, including the effects of power supply fluctuations and receiver bit detection. The analysis demonstrates that the use of well-designed macromodels dramatically speeds up the simulation as well it preserves timing accuracy even for long bit sequences.     

Pre-Processing of Integral Images for 3-D Displays

This paper seeks to explore a method to accurately correct geometric distortions caused during the capture of three-dimensional (3-D) integral images. Such distortions are rotational and scaling errors which, if not corrected, will cause banding and moire effects on the replayed image. The method for calculating the angle of deviation in the 3-D Integral Images is based on Hough Transform. It allows detection of the angle necessary for correction of the rotational error. Experiments have been conducted on a number of 3-D integral image samples and it has been found that the proposed method produces results with accuracy of 0.05 deg     

Note on B-splines, wavelet scaling functions, and Gabor frames

Let g be a continuous, compactly supported function on such that the integer translates of g constitute a partition of unity. We show that the Gabor system (g,a,b), with window g and time-shift and frequency-shift parameters a,b>0 has no lower frame bound larger than 0 if b=2,3,... and a>0. In particular, (g,a,b) is not a Gabor frame if g is a continuous, compactly supported wavelet scaling function and if b=2,3,... and a>0. We give an example for our result for the case that g=B/sub 1/, the triangle function supported by [-1,1], by showing pictures of the canonical dual corresponding to (g,a,b) where ab=1/4 and b crosses the lines N=2,3,.     

Java multimedia telecollaboration

Using Java-based tools in multimedia collaborative environments accessed over the Internet can increase an application's client base. Most operating systems support Java, and its "compile once-run everywhere" architecture is easy to maintain and update. The Java-based tools presented here let users share Internet resources, including resources originally designed for single use.     

State of polarization changes: Classification and measurement

We propose a standardization procedure that provides a convenient, quantitative and reproducible laboratory-based method for measuring the state of polarization (SOP) fluctuations produced by polarization varying devices. This method is based on the SOP distributions generated by commercial polarization scramblers. We show that these devices generate distributions of the maximum change of the SOP (in a given sample time) that follow Rayleigh statistics, which scale linearly with scrambling frequency and the sample time. We use this procedure to measure the SOP fluctuations in a short length of coiled fiber subject to mechanical perturbations.     

Thermodynamic stability of GaInSb,InAsSb, and GaInP epitaxial films

The miscibility gaps and the critical temperatures of spinodal decomposition of ternary semiconducting Ga-In-Sb, Ga-In-P, and In-As-Sb systems are calculated by taking into account the deformation energy and the effect of plastic relaxation caused by the misfit dislocations. It is shown that taking into consideration elastic energy narrows the ranges of spinodal decomposition and lowers its critical temperature. The introduction of the phenomenological parameter into Matthews-Blakeslee formula makes it possible to reach a satisfactory agreement between theoretically calculated values of critical thickness of epitaxial films and the experimental data.     

A 1.5-V 45-mW direct-conversion WCDMA receiver IC in 0.13-/spl mu/m CMOS

A 2-GHz direct-conversion receiver for wide-band code division multiple access (WCDMA) is presented. It includes two low-noise amplifiers (LNAs), an I/Q demodulator, and two sixth-order baseband channel select filters with programmable gain. Quadrature local oscillator (LO) signals are generated on chip in a frequency divider flip-flop. An external interstage filter between the LNAs rejects transmitter leakage to relax demodulator linearity requirements. A low-voltage demodulator topology improves linearity as well as demodulator output pole accuracy. The active-RC baseband filter uses a programmable servo loop for offset compensation and provides an adjacent channel rejection of 39 dB. Programmable gain over 71-dB range in 1-dB steps is merged with the filter to maximize dynamic range. An automatic on-chip frequency calibration scheme provides better than 1.5% corner frequency accuracy. The receiver is integrated in a 0.13-/spl mu/m CMOS process with metal-insulator-metal (MIM) capacitors. Measured receiver performance includes a 6.5-dB noise figure, IIP2 of +27 dBm, and IIP3 of -8.6 dBm. Power consumption is 45 mW.     

A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC

A redundant multivalued logic is proposed for high-speed communication ICs. In this logic, serial binary data are received and converted into parallel redundant multivalued data. Then they are restored into parallel binary data. Because of the multivalued data conversion, this logic makes it possible to achieve higher operating speeds than that of a conventional binary logic. Using this logic, a 1:4 demultiplexer (DEMUX, serial-parallel converter) IC was fabricated using a 0.18-/spl mu/m CMOS process. The IC achieved an operating speed of 10 Gb/s with a supply voltage of only 1.3 V and with power consumption of 38 mW. This logic may achieve CMOS communication ICs with an operating speed several times greater than 10 Gb/s.