首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   545999篇
  免费   4440篇
  国内免费   1012篇
化学   240965篇
晶体学   7324篇
力学   25020篇
综合类   8篇
数学   69435篇
物理学   157141篇
无线电   51558篇
  2021年   4926篇
  2020年   5619篇
  2019年   6529篇
  2018年   9206篇
  2017年   9213篇
  2016年   12545篇
  2015年   6662篇
  2014年   11239篇
  2013年   23004篇
  2012年   18804篇
  2011年   21655篇
  2010年   16921篇
  2009年   17329篇
  2008年   21278篇
  2007年   21538篇
  2006年   19838篇
  2005年   17893篇
  2004年   16846篇
  2003年   15380篇
  2002年   15157篇
  2001年   15346篇
  2000年   12633篇
  1999年   9772篇
  1998年   8757篇
  1997年   8506篇
  1996年   7800篇
  1995年   7128篇
  1994年   7112篇
  1993年   6894篇
  1992年   7232篇
  1991年   7434篇
  1990年   7357篇
  1989年   7024篇
  1988年   6695篇
  1987年   6428篇
  1986年   5933篇
  1985年   7195篇
  1984年   7583篇
  1983年   6331篇
  1982年   6706篇
  1981年   6363篇
  1980年   5959篇
  1979年   6419篇
  1978年   6594篇
  1977年   6685篇
  1976年   6777篇
  1975年   6293篇
  1974年   6145篇
  1973年   6469篇
  1972年   4901篇
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
51.
The supply voltage to threshold voltage ratio is reduced with each new technology generation. The gate overdrive variation with temperature plays an increasingly important role in determining the speed characteristics of CMOS integrated circuits. The temperature-dependent propagation delay characteristics, as shown in this brief, will experience a complete reversal in the near future. Contrary to the older technology generations, the speed of circuits in a 45-nm CMOS technology is enhanced when the temperature is increased at the nominal supply voltage. Operating an integrated circuit at the prescribed nominal supply voltage is not preferable for reliable operation under temperature fluctuations. A design methodology based on optimizing the supply voltage for temperature-variation-insensitive circuit performance is proposed in this brief. The optimum supply voltage is 45% to 53% lower than the nominal supply voltage in a 180-nm CMOS technology. Alternatively, the optimum supply voltage is 15% to 35% higher than the nominal supply voltage in a 45-nm CMOS technology. The speed and energy tradeoffs in the supply voltage optimization technique are also presented  相似文献   
52.
The variation of current density with bias or temperature is examined for DNA molecules of different configuration. To this end, the DNA molecule is represented as an equivalent electrical network whose behavior is then simulated with PSPICE. The results are found to be in close agreement with ones obtained within a physical model. It is established that the electrical response of a DNA molecule to an applied electric field depends on the boundary conditions and the potential profile along the molecule. This finding should contribute to the creation of a complete library of DNA-molecule configurations with prescribed electrical properties.  相似文献   
53.
V. I. Pipa 《Semiconductors》2006,40(6):665-667
Radiative lifetimes of nondegenerate electrons and holes distributed uniformly in a semiconductor layer either deposited on a substrate or bounded by two dielectric media are calculated. The obtained expression takes into account the radiation reabsorbtion and interference effects and determines the dependences of the radiative lifetimes on the refractive indices of the external media and on the layer thickness.  相似文献   
54.
In this paper, the multipoint moment matching method for model order reduction of discretized linear thermal networks is extended to distributed linear thermal networks. As a result, from the analytical canonical forms of distributed linear thermal networks, reduced thermal networks are derived analytically. This direct construction of the reduced network, from the exact analytical solutions, avoids the inevitable inaccuracies inherent in conventional surface and volume meshing. It allows nearly exact reduced thermal network construction by domain decomposition for arbitrarily complicated structures.  相似文献   
55.
The concept and structure of the NANODEV simulation software are described. NANODEV deals with nanoelectronic devices that exploit single-electron tunneling, resonant tunneling, or quantum interference. It can use both simplified and sophisticated models and enables one to evaluate a wide variety of devices and configurations. The capabilities of NANODEV are illustrated by examples.  相似文献   
56.
The design, fabrication, and performance of double-stage taper photodiodes (DSTPs) are reported. The objective of this work is to develop devices compatible with 40-Gb/s applications. Such devices require high efficiency, ultrawide band, high optical power handling capability, and compatibility with low-cost module fabrication. The integration of mode size converters improves both the coupling efficiency and the responsivity with a large fiber mode diameter. Responsivity of 0.6 A/W and 0.45 A/W are achieved with a 6-/spl mu/m fiber mode diameter and cleaved fiber, respectively, providing relaxed alignment tolerances (/spl plusmn/1.6 /spl mu/m and /spl plusmn/2 /spl mu/m, respectively), compatible with cost-effective packaging techniques. DSTPs also offer a wide bandwidth greater than 40 GHz and transverse-electric/transverse-magnetic polarization dependence lower than 0.2 dB. Furthermore, a DSTP saturation current as high as 11 mA results in optical power handling greater than +10 dBm and a high output voltage of 0.8 V. These capabilities allow the photodiode to drive the decision circuit without the need of a broad-band electrical amplifier. The DSTP devices presented here demonstrate higher responsivities with large fiber mode diameter and better optical power handling capabilities and are compared with classical side-illuminated photodiodes.  相似文献   
57.
This paper presents an analysis and design procedure for a buoyant cable array antenna used for satellite communications. The towed multi-element array is susceptible to washovers and fluctuations due to the ocean wave interaction with the floating hose where the elements are housed. A model of system performance for coherent multi-element combining is presented based on the dropouts and fades of the individual elements. The array design, including the number and spacing of elements, is shown to be highly dependent on the individual element exposure characteristics and the degree of correlation of the fades between channels. The joint statistics of the array are analyzed using a binary conditional element exposure model and a first-order Markov interelement correlation model. Using this analysis, a family of array designs meeting the communications requirements is produced.  相似文献   
58.
Proton-exchanged planar waveguides have been fabricated on Z-cut and X-cut lithium niobate crystals by using a new proton source formed by a mixture of benzoic and adipic acids. Waveguide index profiles and optical characteristics have been obtained at different values of the adipic-benzoic acid concentration ratio. The samples have been structurally characterized by Raman and infrared (IR) absorption spectroscopy and double-crystal X-ray diffraction. Good quality samples have been fabricated by using 30 mol% ratio dilution, showing very low scattering levels (<0.1 dB/cm), relatively high electrooptic coefficient (r33=0.88 pm/V), and low relative percentage of interstitial protons (26%). The main factor limiting the waveguide optical properties is the substitutional-interstitial proton ratio, which can be easily controlled to produce good quality waveguides. A demonstration of the repeatability of the exchange process in the acid mixture is also provided  相似文献   
59.
A 1 V switched-capacitor (SC) bandpass sigma-delta (/spl Sigma//spl Delta/) modulator is realized using a high-speed switched-opamp (SO) technique with a sampling frequency of up to 50 MHz, which is improved ten times more than prior 1 V SO designs and comparable to the performance of the state-of-the-art SC circuits that operate at much higher supply voltages. On the system level, a fast-settling double-sampling SC biquadratic filter architecture is proposed to achieve high-speed operation. A low-voltage double-sampling finite-gain-compensation technique is employed to realize a high-resolution /spl Sigma//spl Delta/ modulator using only low-DC-gain opamps to maximize the speed and to reduce power dissipation. On the circuit level, a fast-switching methodology is proposed for the design of the switchable opamps to achieve a switching frequency up to 50 MHz. Implemented in a 0.35-/spl mu/m CMOS process (V/sub TP/=0.82 V and V/sub TN/=0.65 V) and at 1 V supply, the modulator achieves a measured peak signal-to-noise-and-distortion ratio (SNDR) of 42.3 dB at 10.7 MHz with a signal bandwidth of 200 kHz, while dissipating 12 mW and occupying a chip area of 1.3 mm/sup 2/.  相似文献   
60.
The problem of computing, in a subband audio coder, the maximum quantisation noise power that can be injected in each band to ensure transparent coding when low selectivity filter banks are used, is addressed. A low complexity strategy, taking into account the frequency responses of the synthesis filter bank, is proposed for achieving an overall distortion due to quantisation noise always below the masking threshold (provided by a psycho-acoustic model) for any length prototype filters.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号