首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   588144篇
  免费   4725篇
  国内免费   1465篇
化学   269045篇
晶体学   7645篇
力学   25992篇
综合类   17篇
数学   67779篇
物理学   163576篇
无线电   60280篇
  2021年   5476篇
  2020年   6048篇
  2019年   6903篇
  2018年   9128篇
  2017年   9230篇
  2016年   12513篇
  2015年   6527篇
  2014年   11294篇
  2013年   24940篇
  2012年   19340篇
  2011年   22962篇
  2010年   17648篇
  2009年   18189篇
  2008年   22972篇
  2007年   23243篇
  2006年   21295篇
  2005年   19242篇
  2004年   18019篇
  2003年   16326篇
  2002年   16195篇
  2001年   16899篇
  2000年   13585篇
  1999年   10773篇
  1998年   9581篇
  1997年   9330篇
  1996年   8550篇
  1995年   7805篇
  1994年   7878篇
  1993年   7577篇
  1992年   7822篇
  1991年   8275篇
  1990年   7904篇
  1989年   7679篇
  1988年   7389篇
  1987年   6769篇
  1986年   6460篇
  1985年   8012篇
  1984年   8306篇
  1983年   7021篇
  1982年   7186篇
  1981年   6719篇
  1980年   6390篇
  1979年   6823篇
  1978年   7064篇
  1977年   6938篇
  1976年   6856篇
  1975年   6557篇
  1974年   6394篇
  1973年   6699篇
  1972年   4891篇
排序方式: 共有10000条查询结果,搜索用时 0 毫秒
1.
2.
3.
This paper addresses the impact of device macromodels on the accuracy of signal integrity and performance predictions for critical digital interconnecting systems. It exploits nonlinear parametric models for both single-ended and differential devices, including the effects of power supply fluctuations and receiver bit detection. The analysis demonstrates that the use of well-designed macromodels dramatically speeds up the simulation as well it preserves timing accuracy even for long bit sequences.  相似文献   
4.
This paper seeks to explore a method to accurately correct geometric distortions caused during the capture of three-dimensional (3-D) integral images. Such distortions are rotational and scaling errors which, if not corrected, will cause banding and moire effects on the replayed image. The method for calculating the angle of deviation in the 3-D Integral Images is based on Hough Transform. It allows detection of the angle necessary for correction of the rotational error. Experiments have been conducted on a number of 3-D integral image samples and it has been found that the proposed method produces results with accuracy of 0.05 deg  相似文献   
5.
Note on B-splines, wavelet scaling functions, and Gabor frames   总被引:3,自引:0,他引:3  
Let g be a continuous, compactly supported function on such that the integer translates of g constitute a partition of unity. We show that the Gabor system (g,a,b), with window g and time-shift and frequency-shift parameters a,b>0 has no lower frame bound larger than 0 if b=2,3,... and a>0. In particular, (g,a,b) is not a Gabor frame if g is a continuous, compactly supported wavelet scaling function and if b=2,3,... and a>0. We give an example for our result for the case that g=B/sub 1/, the triangle function supported by [-1,1], by showing pictures of the canonical dual corresponding to (g,a,b) where ab=1/4 and b crosses the lines N=2,3,.  相似文献   
6.
Using Java-based tools in multimedia collaborative environments accessed over the Internet can increase an application's client base. Most operating systems support Java, and its "compile once-run everywhere" architecture is easy to maintain and update. The Java-based tools presented here let users share Internet resources, including resources originally designed for single use.  相似文献   
7.
A redundant multivalued logic is proposed for high-speed communication ICs. In this logic, serial binary data are received and converted into parallel redundant multivalued data. Then they are restored into parallel binary data. Because of the multivalued data conversion, this logic makes it possible to achieve higher operating speeds than that of a conventional binary logic. Using this logic, a 1:4 demultiplexer (DEMUX, serial-parallel converter) IC was fabricated using a 0.18-/spl mu/m CMOS process. The IC achieved an operating speed of 10 Gb/s with a supply voltage of only 1.3 V and with power consumption of 38 mW. This logic may achieve CMOS communication ICs with an operating speed several times greater than 10 Gb/s.  相似文献   
8.
Reducing CIC filter complexity   总被引:1,自引:0,他引:1  
This paper provides several tricks to reduce the complexity and enhance the usefulness of cascaded integrator-comb (CIC) filters. The first trick shows a way to reduce the number of adders and delay elements in a multi-stage CIC interpolation filter. The result is a multiplierless scheme that performs high-order linear interpolation using CIC filters. The second trick shows a way to eliminate the integrators from CIC decimation filters. The benefit is the elimination of unpleasant data word growth problems.  相似文献   
9.
This paper presents a hand-held microsystem based on new fully integrated magnetoresistive biochips for biomolecular recognition (DNA hybridization, antibody antigen interaction, etc.). Magnetoresistive chip surfaces are chemically treated, enabling the immobilization of probe biomolecules such as DNA or antibodies. Fluid handling is also integrated in the biochip. The proposed microsystem not only integrates the biochip, which is an array of 16times16 magnetoresistive sensors, but it also provides all the electronic circuitry for addressing and reading out each transducer. The proposed architecture and circuits were specifically designed for achieving a compact, programmable and portable microsystem. The microsystem also integrates a hand-held analyzer connected through a wireless channel. A prototype of the system was already developed and detection of magnetic nanoparticles was obtained. This indicates that the system may be used for magnetic label based bioassays  相似文献   
10.
This paper presents a novel power-driven multiplication instruction-set design method for application-specific instruction-set processors (ASIPs). Based on a dual-and-configurable-multiplier structure, our proposed method devises a multiplication instruction set for low-power ASIPs. Our method exploits the execution sequences of multiplication instructions and effective bit widths of variables to reduce power consumed by redundant multiplication bits while minimizing the multiplication execution time. Experimental results on a set of DSP programs demonstrate that our proposed method achieves significant power reduction (up to 18.53%) and execution time improvement (up to 10.43%) with 18% area overhead.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号