全文获取类型
收费全文 | 1152篇 |
免费 | 238篇 |
国内免费 | 565篇 |
专业分类
化学 | 898篇 |
晶体学 | 58篇 |
力学 | 78篇 |
综合类 | 20篇 |
数学 | 155篇 |
物理学 | 746篇 |
出版年
2024年 | 7篇 |
2023年 | 19篇 |
2022年 | 46篇 |
2021年 | 47篇 |
2020年 | 45篇 |
2019年 | 38篇 |
2018年 | 34篇 |
2017年 | 62篇 |
2016年 | 42篇 |
2015年 | 87篇 |
2014年 | 98篇 |
2013年 | 111篇 |
2012年 | 91篇 |
2011年 | 103篇 |
2010年 | 95篇 |
2009年 | 119篇 |
2008年 | 132篇 |
2007年 | 114篇 |
2006年 | 93篇 |
2005年 | 114篇 |
2004年 | 81篇 |
2003年 | 55篇 |
2002年 | 37篇 |
2001年 | 45篇 |
2000年 | 40篇 |
1999年 | 31篇 |
1998年 | 17篇 |
1997年 | 14篇 |
1996年 | 9篇 |
1995年 | 7篇 |
1994年 | 19篇 |
1993年 | 18篇 |
1992年 | 19篇 |
1991年 | 14篇 |
1990年 | 8篇 |
1989年 | 5篇 |
1988年 | 3篇 |
1987年 | 5篇 |
1986年 | 4篇 |
1985年 | 2篇 |
1983年 | 5篇 |
1982年 | 4篇 |
1981年 | 4篇 |
1979年 | 4篇 |
1978年 | 3篇 |
1977年 | 1篇 |
1976年 | 1篇 |
1964年 | 2篇 |
1962年 | 1篇 |
排序方式: 共有1955条查询结果,搜索用时 15 毫秒
61.
62.
SOI新结构——SOI研究的新方向 总被引:2,自引:0,他引:2
SOI(silicon-on-insulator:绝缘体上单晶硅薄膜)技术已取得了突破性的进展,但一般SOI结构是以SiO2作为绝缘埋层,以硅作为顶层的半导体材料,这样导致了一些不利的影响,限制了其应用范围。为解决这些问题和满足一些特殊器件/电路的要求,探索研究新的SOI结构成为SOI研究领域新的热点。如SOIM,GPSOI,GeSiOI,SionAlN,SiCOI,GeSiOI,SSOI等。文章将结合作者的部分工作,报道SOI新结构研究的新动向及其应用。 相似文献
63.
考虑到高Tc超导材料层状桔构特点,从三维各向异性Hubbard模型出发,在大U时导出了自旋波线性近似下的有效哈密顿量。利用格林函数运动方程技术,计算了系统的子晶格磁化强度、内能、比热、平行磁化率和垂直磁化率等物理量。结果表明,层间和层内反铁磁耦合强度之比δ=J⊥/J对这些物理量有重要影响。在低温T?2J(2+δ)/kB下,确定了特征温度T0=2J(2δ(2+δ))1/2/kB,分别给出了T?T0和T?T0时,这些物理量的渐近表达式。
关键词: 相似文献
64.
STUDIES ON THE DYNAMICS OF OPTICAL BISTABILITY SWITCHING IN THE INTERNAL FABRY-PEROT CAVITY WITH A CdSxSe1-x-DOPED GLASS CHANNEL WAVEGUIDE 下载免费PDF全文
We report the optical bistability in CdSxSe1-x-doped glass channel waveguide with rise and fall times of about 24 and 30ps, respectively, in bistable switching by means of fiber coupling input with a power of about 3mW. The third-order nonlinear susceptibility (x(3)) of CdSxSe1-x-doped glass is estimated experimentally to be 1.8×10-9 esu. The high speed switching and the value of x(1) show that the optical bistability is caused by an optical nonlinearity which can be attributed to the band-filling effect. 相似文献
65.
The China Spallation Neutron Source (CSNS) accelerators consist of a low energy H linac and a high energy proton Rapid Cycling Synchrotron (RCS). The proton beam is accumulated in the RCS and accelerated from 80MeV to 1.6GeV with a repetition of 25Hz. Independent component analysis (ICA) is a robust method for processing the collected data (samples) recorded by the turn-by-turn beam position monitor (BPM), which was recently applied to the accelerator. The samples are decomposed to source signals, or the so-called independent components, which correspond to the inherent motion of samples, such as betatron motion and synchrotron motion. A study on the application of the ICA method to CSNS/RCS has been made. It shows that the beta function, phase advance, and dispersion can be well reconstructed by using ICA in CSNS/RCS. The effects of BPM errors on the ICA results are also studied. By comparing the different solving methods in ICA, the so-called SOBI has more advantages for isolating the independent components on the application of ICA to CSNS/RCS. Beam emittance dilution in the process of exciting the turn-by-turn samples is considered,and thus an RF kicker is adopted to avoid such emittance growth. 相似文献
66.
67.
Time measurement plays a crucial role for the purpose of particle identification in high energy physics experiments. With increasingly demanding physics goals and the development of electronics, modern time measurement systems need to meet the requirement of excellent resolution specification as well as high integrity. Based on Field Programmable Gate Arrays(FPGAs), FPGA time-to-digital converters(TDCs) have become one of the most mature and prominent time measurement methods in recent years. For correcting the time-walk effect caused by leading timing, a time-over-threshold(TOT) measurement should be added to the FPGA TDC. TOT can be obtained by measuring the interval between the signal leading and trailing edges. Unfortunately, a traditional TDC can recognize only one kind of signal edge, the leading or the trailing. Generally, to measure the interval, two TDC channels need to be used at the same time, one for leading, the other for trailing. However, this method unavoidably increases the amount of FPGA resources used and reduces the TDC's integrity.This paper presents one method of TOT measurement implemented in a Xilinx Virtex-5 FPGA. In this method,TOT measurement can be achieved using only one TDC input channel. The consumed resources and time resolution can both be guaranteed. Testing shows that this TDC can achieve resolution better than 15 ps for leading edge measurement and 37 ps for TOT measurement. Furthermore, the TDC measurement dead time is about two clock cycles, which makes it good for applications with higher physics event rates. 相似文献
68.
69.
70.