首页 | 本学科首页   官方微博 | 高级检索  
相似文献
 共查询到20条相似文献,搜索用时 31 毫秒
1.
The silicon-on-insulator (SOI) power devices show good electrical performance but they suffer from inherent self-heating effect (SHE), which limits their operation at high current levels. The SHE effect is because of low thermal conductivity of the buried oxide layer. In this paper we propose a novel silicon on insulator lateral double diffused MOSFET (SOI-LDMOSFET) where the buried insulator layer under the active region consists of two materials in order to decrease the SHE. The proposed structure is called dual material buried insulator SOI-LDMOSFET (DM-SOI). Using two-dimensional and two-carrier device simulation, we demonstrate that the heat dissipation and the SHE can be improved in a conventional SOI-LDMOSFET by replacement of the buried oxide with dual material buried insulator (silicon nitride and silicon oxide) beneath the active region. The heat generated in the active silicon layer can be flowed through the buried silicon nitride layer to the silicon substrate easily due to high thermal conductivity of silicon nitride. Furthermore, the channel temperature is reduced, negative drain current slope is mitigated and electron and hole mobility is increased during high-temperature operation. The simulated results show that silicon nitride is a suitable alternative to silicon dioxide as a buried insulator in SOI structures, and has better performance in high temperature.  相似文献   

2.
新型SOANN埋层SOI器件的自加热效应研究   总被引:1,自引:0,他引:1       下载免费PDF全文
曹磊  刘红侠 《物理学报》2012,61(17):177301-177301
本文提出了一个新型的SOI埋层结构SOANN (silicon on aluminum nitride with nothing),用AlN代替传统的SiO2材料,并在SOI埋氧化层中引入空洞散热通道. 分析了新结构SOI器件的自加热效应.研究结果表明:用AlN做为SOI埋氧化层的材料, 降低了晶格温度,有效抑制了自加热效应.埋氧化层中的空洞,可以进一步提供散热通道, 使埋氧化层的介电常数下降,减小了电力线从漏端通过埋氧到源端的耦合, 有效抑制了漏致势垒降低DIBL(drain Induced barrier lowering)效应.因此,本文提出的新型SOANN结构可以提高SOI器件的整体性能,具有优良的可靠性.  相似文献   

3.
双面阶梯埋氧层部分SOI高压器件新结构   总被引:4,自引:0,他引:4       下载免费PDF全文
李琦  张波  李肇基 《物理学报》2008,57(10):6565-6570
提出了双面阶梯埋氧层部分绝缘硅(silicon on insulator,SIO)高压器件新结构. 双面阶梯埋氧层的附加电场对表面电场的调制作用使表面电场达到近似理想的均匀分布, 耗尽层通过源极下硅窗口进一步向硅衬底扩展, 使埋氧层中纵向电场高达常规SOI结构的两倍, 且缓解了常规SOI结构的自热效应. 建立了漂移区电场的二维解析模型, 获得了器件结构参数间的优化关系. 结果表明, 在导通电阻相近的情况下, 双面阶梯埋氧层部分SOI结构击穿电压较常规SOI器件提高58%, 温度降低10—30K. 关键词: 双面阶梯 埋氧层 调制 自热效应  相似文献   

4.
A silicon-on-insulator (SOI) high performance lateral double-diffusion metal oxide semiconductor (LDMOS) on a compound buried layer (CBL) with a step buried oxide (SBO CBL SOI) is proposed.The step buried oxide locates holes in the top interface of the upper buried oxide (UBO) layer.Furthermore,holes with high density are collected in the interface between the polysilicon layer and the lower buried oxide (LBO) layer.Consequently,the electric fields in both the thin LBO and the thick UBO are enhanced by these holes,leading to an improved breakdown voltage.The breakdown voltage of the SBO CBL SOI LDMOS increases to 847 V from the 477 V of a conventional SOI with the same thicknesses of SOI layer and the buried oxide layer.Moreover,SBO CBL SOI can also reduce the self-heating effect.  相似文献   

5.
王凯  刘远  陈海波  邓婉玲  恩云飞  张平 《物理学报》2015,64(10):108501-108501
针对部分耗尽结构绝缘体上硅(silicon-on-insulator, SOI)器件低频噪声特性展开实验与理论研究. 实验结果表明, 器件低频噪声主要来源于SiO2-Si界面附近缺陷态对载流子的俘获与释放过程; 基于此理论可提取前栅和背栅氧化层界面附近缺陷态密度分别为8×1017 eV-1·cm-3和2.76×1017 eV-1·cm-3. 基于电荷隧穿机理, 在考虑隧穿削弱因子、隧穿距离与时间常数之间关系的基础上, 提取了前、背栅氧化层内缺陷态密度随空间的分布情况. 此外, SOI器件沟道电流归一化噪声功率谱密度随沟道长度的增加而线性减小, 这表明器件低频噪声主要来源于沟道的闪烁噪声. 最后, 基于电荷耦合效应, 分析了背栅电压对前栅阈值电压、沟道电流以及沟道电流噪声功率谱密度的影响.  相似文献   

6.
赵远远  乔明  王伟宾  王猛  张波 《中国物理 B》2012,21(1):18501-018501
A high-side thin-layer silicon-on-insulator (SOI) pLDMOS is proposed, adopting field implant (FI) and multiple field plate (MFP) technologies. The breakdown mechanisms of back gate (BG) turn-on, surface channel punch-through, and vertical and lateral avalanche breakdown are investigated by setting up analytical models, simulating related parameters and verifying experimentally. The device structure is optimized based on the above research. The shallow junction achieved through FI technology attenuates the BG effect, the optimized channel length eliminates the surface channel punch-through, the advised thickness of the buried oxide dispels the vertical avalanche breakdown, and the MFP technology avoids premature lateral avalanche breakdown by modulating the electric field distribution. Finally, for the first time, a 300 V high-side pLDMOS is experimentally realized on a 1.5 μ m thick thin-layer SOI.  相似文献   

7.
吴丽娟  胡盛东  张波  罗小蓉  李肇基 《中国物理 B》2011,20(8):87101-087101
This paper proposes a new n +-charge island (NCI) P-channel lateral double diffused metal-oxide semiconductor (LDMOS) based on silicon epitaxial separation by implantation oxygen (E-SIMOX) substrate.Higher concentration self-adapted holes resulting from a vertical electric field are located in the spacing of two neighbouring n +-regions on the interface of a buried oxide layer,and therefore the electric field of a dielectric buried layer (E I) is enhanced by these holes effectively,leading to an improved breakdown voltage (BV).The V B and E I of the NCI P-channel LDMOS increase to-188 V and 502.3 V/μm from 75 V and 82.2 V/μm of the conventional P-channel LDMOS with the same thicknesses SOI layer and the buried oxide layer,respectively.The influences of structure parameters on the proposed device characteristics are investigated by simulation.Moreover,compared with the conventional device,the proposed device exhibits low special on-resistance.  相似文献   

8.
杨媛  高勇  巩鹏亮 《中国物理快报》2008,25(8):3048-3051
A novel fully depleted air A1N silicon-on-insulator (SOD metai-oxide-semiconductor field effect transistor (MOS- FET) is presented, which can eliminate the self-heating effect and solve the problem that the off-state current of SOI MOSFETs increases and the threshold voltage characteristics become worse when employing a high thermal conductivity material as a buried layer. The simulation results reveal that the lattice temperature in normal SOI devices is 75K higher than the atmosphere temperature, while the lattice temperature is just 4 K higher than the atmosphere temperature resulting in less severe self-heating effect in air A1N SOI MOSFETs and A1N SOI MOSFETs. The on-state current of air A1N SOI MOSFETs is similar to the A1N SOI structure, and improves 12.3% more than that of normal SOI MOSFETs. The off-state current of A1N SOI is 6. 7 times of normal SOI MOSFETs, while the counterpart of air A1N SOI MOSFETs is lower than that of SOI MOSFETs by two orders of magnitude. The threshold voltage change of air A1N SOl MOSFETs with different drain voltage is much less than that of A1N SOI devices, when the drain voltage is Mased at 0.8 V, this difference is 28mV, so the threshold voltage change induced by employing high thermal conductivity material is cured.  相似文献   

9.
部分耗尽SOI MOSFET总剂量效应与偏置状态的关系   总被引:1,自引:0,他引:1  
实验表明SOI MOSFET掩埋氧化层中的总剂量辐射效应与辐射过程中的偏置状态有关. 对诱发背沟道泄漏电流的陷阱电荷进行了研究. 建立一个数值模型来模拟不同偏置下陷进电荷的建立, 它包括辐射产生的载流子复合和俘获的过程. 模拟结果与实验结果相符, 解释了总剂量辐射效应受偏置状态影响的机理.  相似文献   

10.
罗小蓉  姚国亮  陈曦  王琦  葛瑞  Florin Udrea 《中国物理 B》2011,20(2):28501-028501
A low specific on-resistance (R S,on) silicon-on-insulator (SOI) trench MOSFET (metal-oxide-semiconductor-field-effect-transistor) with a reduced cell pitch is proposed.The lateral MOSFET features multiple trenches:two oxide trenches in the drift region and a trench gate extended to the buried oxide (BOX) (SOI MT MOSFET).Firstly,the oxide trenches increase the average electric field strength along the x direction due to lower permittivity of oxide compared with that of Si;secondly,the oxide trenches cause multiple-directional depletion,which improves the electric field distribution and enhances the reduced surface field (RESURF) effect in the SOI layer.Both of them result in a high breakdown voltage (BV).Thirdly,the oxide trenches cause the drift region to be folded in the vertical direction,leading to a shortened cell pitch and a reduced R S,on.Fourthly,the trench gate extended to the BOX further reduces R S,on,owing to the electron accumulation layer.The BV of the MT MOSFET increases from 309 V for a conventional SOI lateral double diffused metal-oxide semiconductor (LDMOS) to 632 V at the same half cell pitch of 21.5 μm,and R S,on decreases from 419 m · cm 2 to 36.6 m · cm 2.The proposed structure can also help to dramatically reduce the cell pitch at the same breakdown voltage.  相似文献   

11.
本文中研究了O+(200keV,1.8×1018/cm2)和N+(190keV,1.8×1018/cm2)注入Si形成SOI(Silicon on Insulator)结构的界面及埋层的化学组成。俄歇能谱的测量和研究结果表明:注O+的SOI结构在经1300℃,5h退火后,其表层Si和氧化硅埋层的界面存在一个不饱和氧化硅状态,氧化硅埋层是由SiO2相和这不饱和氧化硅态组成,而且氧化硅埋层和体硅界面不同于表层Si和氧化硅埋层界面;注N+的SOI结构在经1200℃,2h退火后,其氮化硅埋层中存在一个富N的疏松夹层,表层Si和氮化硅埋层界面与氮化硅埋层和体硅界面性质亦不同。这些结果与红外吸收和透射电子显微镜及离子背散射谱的分析结果相一致。还对两种SOI结构界面与埋层的不同特征的原因进行了分析讨论。 关键词:  相似文献   

12.
彭超  恩云飞  李斌  雷志锋  张战刚  何玉娟  黄云 《物理学报》2018,67(21):216102-216102
基于60Co γ射线源研究了总剂量辐射对绝缘体上硅(silicon on insulator,SOI)金属氧化物半导体场效应晶体管器件的影响.通过对比不同尺寸器件的辐射响应,分析了导致辐照后器件性能退化的不同机制.实验表明:器件的性能退化来源于辐射增强的寄生效应;浅沟槽隔离(shallow trench isolation,STI)寄生晶体管的开启导致了关态漏电流随总剂量呈指数增加,直到达到饱和;STI氧化层的陷阱电荷共享导致了窄沟道器件的阈值电压漂移,而短沟道器件的阈值电压漂移则来自于背栅阈值耦合;在同一工艺下,尺寸较小的器件对总剂量效应更敏感.探讨了背栅和体区加负偏压对总剂量效应的影响,SOI器件背栅或体区的负偏压可以在一定程度上抑制辐射增强的寄生效应,从而改善辐照后器件的电学特性.  相似文献   

13.
李威  郑直  汪志刚  李平  付晓君  何峥嵘  刘凡  杨丰  向凡  刘伦才 《中国物理 B》2017,26(1):17701-017701
A novel structure is proposed for doubling the vertical breakdown voltage of silicon-on-insulator(SOI) devices. In this new structure, the conventional buried oxide(BOX) in an SOI device is split into two sections: the source-section BOX and the drain-section BOX. A highly-doped Si layer, referred to as a non-depletion potential-clamped layer(NPCL), is positioned under and close to the two BOX sections. In the split BOXes and the Si region above the BOXes, the blocking voltage(BV) is divided into two parts by the NPCL. The voltage in the NPCL is clamped to be nearly half of the drain voltage. When the drain voltage approaches a breakdown value, the voltage sustained by the source-section BOX and the Si region under the source are nearly the same as the voltage sustained by the drain-section BOX and the Si region under the drain. The vertical BV is therefore almost doubled. The effectiveness of this new structure was verified for a P-channel SOI lateral double-diffused metal-oxide semiconductor(LDMOS) and can be applied to other high-voltage SOI devices. The simulation results show that the BV in an NPCL P-channel SOI LDMOS is improved by 55% and the specific on-resistance(Ron,sp) is reduced by 69% in comparison to the conventional structure.  相似文献   

14.
章文通  吴丽娟  乔明  罗小蓉  张波  李肇基 《中国物理 B》2012,21(7):77101-077101
A new high-voltage and low-specific on-resistance (R on,sp ) adaptive buried electrode (ABE) silicon-on-insulator (SOI) power lateral MOSFET and its analytical model of the electric fields are proposed. The MOSFET features are that the electrodes are in the buried oxide (BOX) layer, the negative drain voltage V d is divided into many partial voltages and the output to the electrodes is in the buried oxide layer and the potentials on the electrodes change linearly from the drain to the source. Because the interface silicon layer potentials are lower than the neighboring electrode potentials, the electronic potential wells are formed above the electrode regions, and the hole potential wells are formed in the spacing of two neighbouring electrode regions. The interface hole concentration is much higher than the electron concentration through designing the buried layer electrode potentials. Based on the interface charge enhanced dielectric layer field theory, the electric field strength in the buried layer is enhanced. The vertical electric field E I and the breakdown voltage (BV) of ABE SOI are 545 V/μm and -587 V in the 50 μm long drift region and the 1 μm thick dielectric layer, and a low R on,sp is obtained. Furthermore, the structure also alleviates the self-heating effect (SHE). The analytical model matches the simulation results.  相似文献   

15.
A new silicon-on-insulator(SOI) trench lateral double-diffused metal oxide semiconductor(LDMOS) with a reduced specific on-resistance R_(on),sp is presented. The structure features a non-depleted embedded p-type island(EP) and dual vertical trench gate(DG)(EP-DG SOI). First, the optimized doping concentration of drift region is increased due to the assisted depletion effect of EP. Secondly, the dual conduction channel is provided by the DG when the EP-DG SOI is in the on-state. The increased optimized doping concentration of the drift region and the dual conduction channel result in a dramatic reduction in R_(on),sp. The mechanism of the EP is analyzed,and the characteristics of R_(on),sp and breakdown voltage(BV) are discussed. Compared with conventional trench gate SOI LDMOS, the EP-DG SOI decreases R_(on),sp by 47.1% and increases BV from 196 V to 212 V at the same cell pitch by simulation.  相似文献   

16.
张百强  郑中山  于芳  宁瑾  唐海马  杨志安 《物理学报》2013,62(11):117303-117303
为了抑制埋层注氮导致的埋层内正电荷密度的上升, 本文采用氮氟复合注入方式, 向先行注氮的埋层进行了注氮之后的氟离子注入, 并经适当的退火, 对埋层进行改性. 利用高频电容-电压 (C-V) 表征技术, 对复合注入后的埋层进行了正电荷密度的表征. 结果表明, 在大多数情况下, 氮氟复合注入能够有效地降低注氮埋层内的正电荷密度, 且其降低的程度与注氮后的退火时间密切相关. 分析认为, 注氟导致注氮埋层内的正电荷密度降低的原因是在埋层中引入了与氟相关的电子陷阱. 另外, 实验还观察到, 在个别情况下, 氮氟复合注入引起了埋层内正电荷密度的进一步上升. 结合测量结果, 讨论分析了该现象产生的原因. 关键词: 绝缘体上硅(SOI) 材料 注氮 注氟 埋氧层正电荷密度  相似文献   

17.
Using a low-temperature wafer bonding process, InP substrates are bonded to silicon-on-insulator (SOI) substrates at 220 °C. A combination of oxygen plasma and chemical treatment results in a direct contact bonding at room temperature. After the bonding process at 220 °C for 45 min, removal of the Si handle substrate by sacrificial etching of the buried oxide layer in SOI, results in a thin membrane of Si robustly bonded to InP. The thin Si membrane bonded to InP shows uniformly bonded interface under high-resolution electron microscopy. Micro-Raman analysis has also been carried out to study the bonded interface. I-V characteristics of the bonded structures suggest that such bonding and layer transfer processes are suitable for device integration.  相似文献   

18.
We perform the total ionizing radiation and electrical stress experiments to investigate the electrical characteristics of the modified silicon-on-insulator(SOI) wafers under different Si ion implantation conditions. It is confirmed that Si implantation into the buried oxide can create deep electron traps with large capture cross section to effectively improve the antiradiation capability of the SOI device. It is first proposed that the metastable electron traps accompanied with Si implantation can be avoided by adjusting the peak location of the Si implantation reasonably.  相似文献   

19.
The hardening of the buried oxide (BOX) layer of separation by implanted oxygen (SIMOX) silicon-on-insulator (SOI) wafers against total-dose irradiation was investigated by implanting ions into the BOX layers. The tolerance to total-dose irradiation of the BOX layers was characterized by the comparison of the transfer characteristics of SOI NMOS transistors before and after irradiation to a total dose of 2.7 Mrad(SiO2. The experimental results show that the implantation of silicon ions into the BOX layer can improve the tolerance of the BOX layers to total-dose irradiation. The investigation of the mechanism of the improvement suggests that the deep electron traps introduced by silicon implantation play an important role in the remarkable improvement in radiation hardness of SIMOX SOI wafers.  相似文献   

20.
Nitrogen ions of various doses are implanted into the buried oxide(BOX) of commercial silicon-on-insulator(SOI) materials,and subsequent annealings are carried out at various temperatures.The total dose radiation responses of the nitrogen-implanted SOI wafers are characterized by the high frequency capacitance-voltage(C-V) technique after irradiation using a Co-60 source.It is found that there exist relatively complex relationships between the radiation hardness of the nitrogen implanted BOX and the nitrogen implantation dose at different irradiation doses.The experimental results also suggest that a lower dose nitrogen implantation and a higher post-implantation annealing temperature are suitable for improving the radiation hardness of SOI wafer.Based on the measured C-V data,secondary ion mass spectrometry(SIMS),and Fourier transform infrared(FTIR) spectroscopy,the total dose responses of the nitrogen-implanted SOI wafers are discussed.  相似文献   

设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号