首页 | 本学科首页   官方微博 | 高级检索  
     检索      

高速CCD摄像机驱动时序发生器的设计及基于CPLD技术的实现
引用本文:王军波,孙振国,陈强,赵江滨.高速CCD摄像机驱动时序发生器的设计及基于CPLD技术的实现[J].光学技术,2002,28(2):132-134.
作者姓名:王军波  孙振国  陈强  赵江滨
作者单位:清华大学机械工程系,北京,100084
基金项目:国家自然科学基金资助项目 (599750 50 ),国家 863计划资助项目 (51 2— 991 3— 0 2 )
摘    要:在分析DALSA公司的IA D1型高速CCD器件驱动时序关系的基础上 ,设计了可调曝光时间的高速摄像机驱动时序发生器。选用复杂可编程逻辑器件 (CPLD)作为硬件设计平台 ,使用VHDL语言对驱动时序发生器进行了硬件描述 ,采用EDA软件对所设计的驱动时序发生器进行了功能仿真 ,针对Lattice公司的可编程逻辑器件ISPLSI5 2 5 6进行适配。系统测试结果表明 ,所研制的驱动时序发生器不仅可以满足高速CCD摄像机的驱动要求 ,而且还能够调节其曝光时间

关 键 词:高速CCD摄像机  驱动时序发生器  复杂可编程逻辑器件  可调曝光时间
文章编号:1002-1582(2002)02-0132-03
修稿时间:2001年6月6日

Design on driving schedule generator for high-speed CCD cameradriving and its achievement based on CPLD technology
WANG Jun bo,SUN Zhen guo,CHEN Qiang,ZHAO Jiang bin.Design on driving schedule generator for high-speed CCD cameradriving and its achievement based on CPLD technology[J].Optical Technique,2002,28(2):132-134.
Authors:WANG Jun bo  SUN Zhen guo  CHEN Qiang  ZHAO Jiang bin
Abstract:Driving schedules of IA D1 (one kind of high speed CCD produced by DALSA Co Ltd ) have been examined in detail The driving schedule generator with adjustable exposure time has been designed for high speed CCD camera Complex program logic device(CPLD) has been chosen as the hardware design platform, driving schedule generator has been described with VHDL The designed generator has been successfully fulfilled function simulation with EDA software and fitted into ISP LSI 5256 (a kind of CPLD products that made by Lattice) Experiments show that designed generator is suitable for the driving of high speed CCD camera, and the exposure time of camera could be adjusted according to different applications
Keywords:high  speed CCD camera  driving schedule generator  complex programmable logic device  adjustable exposure time  
本文献已被 CNKI 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号