SPICE modeling of flux-controlled unipolar memristive devices

Unipolar memristive devices are an important kind of resistive switching devices. However, few circuit models of them have been proposed. In this paper, we propose the SPICE modeling of flux-controlled unipolar memristive devices based on the memristance versus state map. Using our model, the flux thresholds, ON and OFF resistance, and compliance current can easily be set as model parameters. We simulate the model in HSPICE using model parameters abstracted from real devices, and the simulation results show that the proposed model caters to the real device data very well, thus demonstrating that the model is correct. Using the same modeling methodology, the SPICE model of charge-controlled unipolar memristive devices could also be developed. The proposed model could be used to model resistive memory cells, logical gates as well as synapses in artificial neural networks.     

SPICE modeling of memristors with multilevel resistance states

With CMOS technologies approaching the scaling ceiling, novel memory technologies have thrived in recent years, among which the memristor is a rather promising candidate for future resistive memory (RRAM). Memristor’s potential to store multiple bits of information as different resistance levels allows its application in multilevel cell (MCL) technology, which can significantly increase the memory capacity. However, most existing memristor models are built for binary or continuous memristance switching. In this paper, we propose the simulation program with integrated circuits emphasis (SPICE) modeling of charge-controlled and flux-controlled memristors with multilevel resistance states based on the memristance versus state map. In our model, the memristance switches abruptly between neighboring resistance states. The proposed model allows users to easily set the number of the resistance levels as parameters, and provides the predictability of resistance switching time if the input current/voltage waveform is given. The functionality of our models has been validated in HSPICE. The models can be used in multilevel RRAM modeling as well as in artificial neural network simulations.